polito.it
Politecnico di Torino (logo)

Case Study on High-Level Verification Flow Applied to a High-Level-Designed Digital Signal Processor

Jianxing Wu

Case Study on High-Level Verification Flow Applied to a High-Level-Designed Digital Signal Processor.

Rel. Maurizio Martina, Guido Masera. Politecnico di Torino, Corso di laurea magistrale in Nanotechnologies For Icts (Nanotecnologie Per Le Ict), 2021

Abstract:

This thesis covers creating a high-level verification methodology that can be applied to verify the hardware designed with the high-level synthesis methodology. A reusable C++/UVM co-verification framework is implemented to verify a digital signal processor designed in C++ and then synthesized later in RTL and mapped to Verilog. The functional verification of the design is first carried out in the C++ testbench. It is then completed by verifying RTL in the UVM environment while reusing the stimulus generation module written in C++. The Siemens EDA Catapult Coverage (CCOV) is adopted to collect the C++ code coverage. In addition, the Siemens EDA QuestaSim, Visualizer are used at the stage of RTL verification to simulate, debug and generate RTL code coverage. Finally, the Questa CoverCheck is used to exclude uncoverable items, and it provides the suggestion to increase the code coverage for RTL. As a result, the C++ code coverage reaches 100%, and the RTL code coverage hits 90%.

Relatori: Maurizio Martina, Guido Masera
Anno accademico: 2020/21
Tipo di pubblicazione: Elettronica
Numero di pagine: 99
Informazioni aggiuntive: Tesi secretata. Fulltext non presente
Soggetti:
Corso di laurea: Corso di laurea magistrale in Nanotechnologies For Icts (Nanotecnologie Per Le Ict)
Classe di laurea: Nuovo ordinamento > Laurea magistrale > LM-29 - INGEGNERIA ELETTRONICA
Aziende collaboratrici: STMicroelectronics
URI: http://webthesis.biblio.polito.it/id/eprint/19131
Modifica (riservato agli operatori) Modifica (riservato agli operatori)