POLITECNICO DI TORINO

Master of Science in Electronic Engineering



Master's Degree Thesis

Parameter Monitoring and Communication in a Ring-Topology-Based SNN Emulator Hardware

Supervisors Prof. Jordi MADRENAS BOADAS Prof. Mireya ZAPATA Prof. Guido MASERA Candidate

Corrado BONFANTI

November 2020

Summary

The work of this thesis is focused on the extraction and distribution of internal parameters belonging to the HEENS architecture, which is a scalable Spiking Neural Network emulator. All of the projects are developed by means of the VHDL description, then simulated through the *QuestaSim Advanced Simulator* and finally synthesized and implemented on a Programmable System on Chip (PSOC), in order to verify time constraints and resources exploitation. It has been carried out online with the server provided by the *Universitat Politècnica de Catalunya* (UPC).

In more details, the additions and improvements made to the architecture concern the array of Processing Elements and especially those modules relative to the Address Event Representation over Synchronous Serial Ring Topology, all previously developed by the *Integrated Smart Sensors and Health Technologies* (ISSET) research group from the UPC. The AER-SRT blocks are used to support a serial communication between different FPGA of the network.

After the first monitoring implementation had been designed and verified, the following step of the work was to improve performances, through a better exploitation of the PE-array parallel nature (it is a Single Instruction Multiple Data architecture) and by means of an hardware enhancement, since the first implementation did not represent a critical part from an area occupancy point of view. The multi-board version has been implemented on a 5x5 array configuration, while the single-board has been tested on a 13x13 architecture.

Acknowledgements

All this work took place during a very difficult period for our daily lives. The pandemic caused by the SARS-CoV-2 virus, led to stop my abroad experience a few days after my arrival in Barcelona, where I should have been working these past months at the UPC for my final thesis.

In spite of everything, I managed to remotely work and conclude my university career, with a project that left me more than satisfied. All of this, would never have been possible without the help and support of Professors Jordi Madrenas and Mireya Zapata, my supervisors. They accepted me as a graduate student to work on their projects and they have been so collaborative and precious during this period, despite all the difficulties that came from the distance and the COVID-19 issue. So, they are the first ones I want to thank with all my heart. I want also to thank my Italian advisor from "Politecnico di Torino", Prof. Guido Masera, who monitored my work and helped me during this process.

My whole academic career has been signed by the special support my family gift me, who have firmly believed in me and helped me during all the difficult times I've been through and that were always present to celebrate joyful and remarkable moments. I thank you very much, since you really helped me make it all come true.

As well as my friends, that I have always considered the lifeblood of my way of being and therefore of my successes in recent years. It is not possible to mention everyone, but I want thank each of you for have been close to me and for giving me beautiful moments.

A special thanks also goes to Antonio Caruso, Roberto Gattuso and Luca Valente, my colleagues and friends, whose help and support have been useful for this thesis work.

Table of Contents

Li	st of	Yables VIII
Li	st of	'igures IX
Al	bbrev	ations XIII
1	Intr	duction 1
	1.1	Motivations and goals
	1.2	State of art
		2.1 Neuron models
	1.3	Spiking Neural Networks
		3.1 Data encoding
		.3.2 Synaptic Plasticity
		.3.3 SNN implementations 12
	1.4	IEENS architecture
		.4.1 Operational stages of HEENS
		.4.2 Multiprocessor structure
	1.5	AER-SRT controller
		5.2 Master Chip
	1.6	Neural algorithm $1 \\ 1 \\ 27$
	1.7	Design flow $\ldots \ldots 30$
2	Mor	toring implementation 33
	2.1	Software and Algorithm
	2.2	PE-array
		2.2.1 Hardware structure
		2.2.2 VHDL and Simulation
	2.3	Aulti-Board version
		2.3.1 Z AER interface 42
		$2.3.2 \text{Z}_{AER}_{tx} \dots \dots$

		2.3.3 Z_AER_rx	54
		2.3.4 Sequencer	58
		2.3.5 Simulation	62
	2.4	Single-Board version	67
		2.4.1 Architecture and main differences	67
		2.4.2 PS interface reading operation	68
	2.5	Logic Synthesis and Hardware Implementation	70
		2.5.1 Single-Board	70
		2.5.2 Multi-Board	74
-	-		
3	Per	formance upgrading	79
	3.1	Architecture improvements	79
		3.1.1 Z_AER_interface & PE-array	81
		$3.1.2 Z_AER_tx \dots \dots \dots \dots \dots \dots \dots \dots \dots $	82
		3.1.3 Sequencer	86
		3.1.4 Simulation	87
		3.1.5 Single Board	90
	3.2	Logic Synthesis and Hardware Implementation	93
		3.2.1 Multi-Board	93
		3.2.2 Single-Board	94
4	Cor	clusions	98
4 A	Cor Inst	ruction Set Architecture 10	98 00
4 A B	Cor Inst	aclusions (Struction Set Architecture 10)	98 00 12
4 A B	Cor Inst Ass B 1	nclusions9cruction Set Architecture10embler code10Algorithm with no virtualization10	98 00 02
4 A B	Con Inst Ass B.1 B 2	nclusions 9 cruction Set Architecture 10 embler code 10 Algorithm with no virtualization 10 Algorithm with virtualization 10	98 00 02 02
4 A B	Cor Inst Ass B.1 B.2 B 3	nclusions 9 cruction Set Architecture 10 embler code 10 Algorithm with no virtualization 10 Algorithm with virtualization 10 Algorithm with popitoring instruction 10	 98 00 02 02 05 09
4 A B	Cor Inst Ass B.1 B.2 B.3	inclusions 9 cruction Set Architecture 10 embler code 10 Algorithm with no virtualization 10 Algorithm with virtualization 10 Algorithm with nonitoring instruction 10 Algorithm with monitoring instruction 10	98 00 02 02 05 09
4 A B	Cor Inst Ass B.1 B.2 B.3 Net	inclusions 9 inclusions 10 inclusion Set Architecture 10 embler code 10 Algorithm with no virtualization 10 Algorithm with virtualization 10 Algorithm with nonitoring instruction 10 Ist 11	 98 00 02 02 05 09 10
4 A B	Cor Inst Ass B.1 B.2 B.3 Net C.1	inclusions 9 cruction Set Architecture 10 embler code 10 Algorithm with no virtualization 10 Algorithm with virtualization 10 Algorithm with nonitoring instruction 10 Ist 11 Delay line 4x4 (no virtualization) 11	 98 00 02 02 05 09 10 10
4 A B C	Cor Inst B.1 B.2 B.3 Net C.1 C.2	Inclusions 9 Struction Set Architecture 10 embler code 10 Algorithm with no virtualization 10 Algorithm with virtualization 10 Algorithm with monitoring instruction 10 Ist 11 Delay line 4x4 (no virtualization) 11 Oscillator 4x4 (no virtualization) 11	 98 00 02 02 02 03 04 05 09 10 10 10
4 A B C	Cor Inst B.1 B.2 B.3 Net C.1 C.2 C.3	Inclusions 9 cruction Set Architecture 10 embler code 10 Algorithm with no virtualization 10 Algorithm with virtualization 10 Algorithm with nonitoring instruction 10 Ist 11 Delay line 4x4 (no virtualization) 11 Oscillator 4x4 (no virtualization) 11 Oscillator (with virtualization) 11	 98 00 02 02 05 09 10 10 11
4 A B C	Cor Inst Ass B.1 B.2 B.3 Net C.1 C.2 C.3 VH	actuations 9 cruction Set Architecture 10 embler code 10 Algorithm with no virtualization 10 Algorithm with virtualization 10 Algorithm with monitoring instruction 10 Ist 11 Delay line 4x4 (no virtualization) 11 Oscillator 4x4 (no virtualization) 11 Oscillator (with virtualization) 11 DL source files 11	 98 00 02 02 05 09 10 10 11 12
4 A B C	Cor Inst B.1 B.2 B.3 Net C.1 C.2 C.3 VH D 1	aclusions 9 cruction Set Architecture 10 embler code 10 Algorithm with no virtualization 10 Algorithm with virtualization 10 Algorithm with monitoring instruction 10 Ist 11 Delay line 4x4 (no virtualization) 11 Oscillator 4x4 (no virtualization) 11 DL source files 12 PE ABRAY 11	 98 00 02 02 02 03 04 10 11 112 112 112
4 A B C	Cor Inst Ass B.1 B.2 B.3 Net C.1 C.2 C.3 VH D.1 D.2	aclusions 9 cruction Set Architecture 10 embler code 10 Algorithm with no virtualization 10 Algorithm with virtualization 10 Algorithm with monitoring instruction 10 Ist 11 Delay line 4x4 (no virtualization) 11 Oscillator 4x4 (no virtualization) 11 Oscillator (with virtualization) 11 DL source files 11 PE_ARRAY 11 PE_NOW 11	 98 00 02 02 02 03 09 10 10 11 12 12 15
4 A B C	Cor Inst Ass B.1 B.2 B.3 Net C.1 C.2 C.3 VH D.1 D.2 D.3	aclusions 9 cruction Set Architecture 10 embler code 10 Algorithm with no virtualization 10 Algorithm with virtualization 10 Algorithm with monitoring instruction 10 Iist 11 Delay line 4x4 (no virtualization) 11 Oscillator 4x4 (no virtualization) 11 Oscillator (with virtualization) 11 DL source files 12 PE_ARRAY 11 PE_ROW 11 PE 11	
4 A B C D	Cor Inst Ass B.1 B.2 B.3 Net C.1 C.2 C.3 VH D.1 D.2 D.3 D.4	aclusions 9 cruction Set Architecture 10 embler code 10 Algorithm with no virtualization 10 Algorithm with virtualization 10 Algorithm with monitoring instruction 10 Ist 11 Delay line 4x4 (no virtualization) 11 Oscillator 4x4 (no virtualization) 11 Oscillator (with virtualization) 11 DL source files 12 PE_ARRAY 11 PE_NOW 11 PE 11 Z AEB interface (first version)	$ \begin{array}{r} 98 \\ 00 \\ 02 \\ 02 \\ 05 \\ 09 \\ 10 \\ 10 \\ 11 \\ 12 \\ 15 \\ 17 \\ 22 \\ \end{array} $
4 A B C D	Cor Inst Ass B.1 B.2 B.3 Net C.1 C.2 C.3 VH D.1 D.2 D.3 D.4 D.5	aclusions 9 cruction Set Architecture 10 embler code 10 Algorithm with no virtualization 10 Algorithm with virtualization 10 Algorithm with no virtualization 10 Algorithm with no virtualization 10 Algorithm with virtualization 10 Algorithm with monitoring instruction 10 list 11 Delay line 4x4 (no virtualization) 11 Oscillator 4x4 (no virtualization) 11 Oscillator (with virtualization) 11 DL source files 12 PE_ARRAY 11 PE_ROW 11 PE 11 Z_AER_interface (first version) 11 Z_AER 12	98 00 02 02 05 09 10 10 11 12 12 15 17 22 26
4 A B C	Cor Inst Ass B.1 B.2 B.3 Net C.1 C.2 C.3 VH D.1 D.2 D.3 D.4 D.5 D.6	aclusions 9 acruction Set Architecture 10 embler code 10 Algorithm with no virtualization 10 Algorithm with virtualization 10 Algorithm with monitoring instruction 10 Algorithm with monitoring instruction 10 Ist 11 Delay line 4x4 (no virtualization) 11 Oscillator 4x4 (no virtualization) 11 Oscillator (with virtualization) 11 DL source files 12 PE_ARRAY 11 PE_ROW 11 PE 11 Z_AER_interface (first version) 12 Z_AER_tx (first version) 13	98 00 02 02 03 00 10 10 11 12 12 15 17 226 36

D.7	AER_OneBoard (first version)	141
D.8	PE_array (second version)	143
D.9	Z_AER_interface (second version)	145
D.10	Z_AER_tx (second version)	147
D.11	AER_OneBoard (second version)	152

159

Bibliography

List of Tables

1.1	Control packets of AER-SRT protocol	23
1.2	Fundamental values of membrane potential	28
2.1	Multi-board Monitoring FIFO IP	43
2.2	Monitoring packets of AER-SRT protocol	47
2.3	Sink FIFO IP	54

List of Figures

1.1	A. Single neuron(by Ramo'n y Cajal) and B. Connection and signal
	transmission between a pre-synaptic and a post-synaptic neuron.[6](p.13) 3
1.2	A postsynaptic neuron i receives input from two presynaptic neurons j
	$= 1, 2.[6](p.16) \dots \dots$
1.3	(a) The conductance-based LIF model and (b) the current-based LIF
	model[2](p.120)5
1.4	The Hodgkin-Huxley model $[2](p.120) \dots \dots$
1.5	Comparison between spiking neurons and non-spiking neurons ^[2] 9
1.6	Biological neuron and its association with an artificial spiking neuron[6] 9
1.7	Schematic drawing of a paradigm of Long-term Potentiation induc-
	tion[6](p.363)
1.8	Illustration of a typical STDP protocol.[2](p.129)
1.9	HEENS architecture, composed by a Master Chip and n Neuromorphic
	Chips connected in a ring topology $[5](p.30)$
1.10	Operational stages of HEENS $[5](p.31)$
1.11	Block diagram of HEENS multiprocessor [5](p.33)
1.12	Address format for a spike event $[5](p.34)$
1.13	Processing Element [19]
1.14	Virtualization of PE-array.[19]
1.15	AER-SRT communication model [5](p.54)
1.16	Master chip structure $[5](p.59)$
1.17	Z_AER_SRT controller $[5](p.60)$
1.18	$Z_{AER}TX module [5](p.61) \dots 27$
1.19	Leaky Integrate-and-Fire (LIF) model simulation
1.20	Delay line example [19]
1.21	Delay line simulation
2.1	Four by four PE-array configuration
2.2	Monitoring controller of the PE-array
2.3	Structure dedicated to monitoring operations in the PE
2.4	Timing Diagram of the PE-array monitoring controller

2.5	Flowchart of the monitoring controller in the PE-array unit	40
2.6	VHDL structure of PE-array architecture	41
2.7	Monitoring data propagation through a five by five PE-array	42
2.8	VHDL top structure of HEENS and AER architectures [19]	43
2.9	Simplified VHDL top structure of the Master Chip	44
2.10	Schematic of the Z_AER_interface module	45
2.11	Timing Diagrams of the Z_AER_interface monitoring controller	46
2.12	Timing of the monitoring distribution	47
2.13	Structures of monitoring packets	48
2.14	Schematic of the Z_AER_tx module	49
2.15	Flowchart of the monitoring phase of the main Finite-State Machine in	
	the Z_AER_tx module	50
2.16	Flowchart of the $START_MON$ Finite-State Machine in Z_AER_tx	
	module	52
2.17	Timing Diagram of the monitoring data packet FSM	53
2.18	Monitoring procedure in a multi-board network topology	55
2.19	Monitoring procedure with a single MC in the ring	56
2.20	Schematic of the Z_AER_rx module	56
2.21	Flowchart of the monitoring controller in the Z_AER_rx module	57
2.22	Data path of the monitoring controller in the Z_AER_rx module	58
2.23	Control unit and monitoring signals	59
2.24	Schematic of the <i>clock synchronizer</i> component	60
2.25	Monitoring states of the main FSM in the sequencer unit	60
2.26	Timing Diagram of the semaphores FSM	61
2.27	Simulation of the LIF algorithm with a 5x5 oscillator configuration and	
	virtualization	62
2.28	Simulation of the Z_AER_interface	64
2.29	Simulation of the Z_AER_tx	65
2.30	Simulation of the Z_AER_tx (bypass phase)	66
2.31	Simulation of the Z_AER_rx	66
2.32	Simulation of the sequencer	67
2.33	Single-board version	68
2.34	Timing Diagram of the PS reading operation	69
2.35	Hardware components for PS reading operations	69
2.36	Simulation of the reading operations performed by the PS interface	70
2.37	Xilinx Zynq-7000 SoC ZC706	71
2.38	Clock Summary of the single board synthesis and implementation	71
2.39	Timing report summary of the single board synthesis	72
2.40	Timing report summary of the single board implementation	72
2.41	Resources utilization of the 5x5 single board implementation	73
2.42	Power report summary of the single board implementation	73

2.43	Floorplanning of the of the single board, 5x5 array implementation	74
2.44	Clock Summary of the multi-board synthesis and implementation	75
2.45	Timing report summary of the multi-board synthesis	75
2.46	One of the critical paths of the multi-board synthesized version	76
2.47	Resources utilization summary of the multi-board architecture	76
2.48	Resources utilization details of the multi-board architecture	77
2.49	Power report summary of the multi-board implementation	77
2.50	Floorplanning of the of the multi board, 5x5 array implementation	78
3.1	Upgraded monitoring architecture	80
3.2	Timing Diagrams of the PE-array (down) and $Z_AER_interface$ (up)	ຈາ
22	Flowebart of the Z AFR tr monitoring controller (second version)	04 83
0.0 3 /	Changed monitoring states of the Z AER tr main ESM	84
3.4 3.5	Datapath of the Z_AER_tr monitoring controllor (second version)	85
3.0	Monitoring states of the upgraded main FSM in the sequencer unit	86
3.0 3.7	Simulation of the monitoring controllers in the Z AFR interface and	80
5.7	PE array modulos (second version)	87
38	First simulation of the monitoring controller in the Z AFR tr module	01
J .0	(second version)	88
30	Second simulation of the monitoring controller in the Z_{AEB} tr module	00
0.9	(second version)	80
3 10	First simulation of the waiting phases of the CU (second version)	90
3 11	Second simulation of the waiting phases of the CU (second version)	90
3.12	Block diagram of the upgraded single-board AEB module	91
3 13	Simulation of the monitoring controller in the <i>AEB</i> single board module	01
0.10	(second version)	92
3 14	Critical path of the 5x5 multi-board array synthesis (second version)	94
3 15	Critical path delay of the 5x5 multi-board array synthesis (second version)	94
3.16	Besources utilization summary of the multi-board architecture (second	01
0.10	version)	95
317	Power report summary of the multi-board implementation (second version)	95
3.18	Timing report summary of the 13x13 single board array implementation	50
0.10	(second version)	96
3 19	Besources utilization of the 13x13 single board array implementation	00
0.10	(second version)	96
3.20	Power report summary of the 13x13 single hoard array implementation	50
5.20	(second version)	97
3.21	Floorplanning of the 13x13 single board array implementation (second	51
J.41	version)	97
		51

Abbreviations

AER

Address-Event Representation

AER-SRT

Address Event Representation over Synchronous Serial Ring Topology

ALU

Arithmetic Logic Unit

\mathbf{ANN}

Artificial Neural Network

\mathbf{ASM}

Algorithmic State Machine

ChipId

Chip Identifier

\mathbf{CU}

Control Unit

FIFO

First In First Out

FPGA

Field Programmable Gate Array

\mathbf{FSM}

Finite-State Machine

\mathbf{GPU}

Graphical Processing Unit

GUI

Graphical User Interface

HEENS

Hardware Emulator of Evolvable Neural Systems

\mathbf{HMI}

Human Machine Interface

IMEM

Instruction Memory

IoT

Internet of things

ISA

Instruction Set Architecture

LFSR

Linear-Feedback Shift Register

\mathbf{LIF}

Leaky Integrate-and-Fire

LIFO

Last In First Out

\mathbf{LSB}

Less Significant Bit

LTD

Long-term Depression

LTP

Long-term Potentiation

LUT

Look Up Table

MAC

Multiply-Accumulate

\mathbf{MC}

Master Chip

mif

Memory Initialization File

MMCM

Mixed-Mode Clock Manager

\mathbf{MSB}

Most Significant Bit

\mathbf{MUX}

Multiplexer

\mathbf{NC}

Neuromorphic Chip

\mathbf{OL}

Online learning

\mathbf{PC}

Program Counter

\mathbf{PE}

Processing Element

PEID

Processing Element Identifier

PSOC

Programmable System on Chip

\mathbf{RAM}

Random Access Memory

\mathbf{RF}

Register File

SIMD

Single Instruction Multiple Data

SNAVA

Spiking Neural Networks for Versatile Applications

 \mathbf{SNN}

Spiking Neural Network

SNRAM

Synaptic/Neural Memory

STDP

Spike-Timing-Dependent Plasticity

$\mathbf{T}\mathbf{D}$

Timing Diagram

VHDL

Very High Speed Integrated Circuits Hardware Description Language

VIRT

Virtualization

Chapter 1 Introduction

In recent years, Bio-inspired neural networks has been representing a hot topic in research community.

The great interest is motivated by many reasons, one of them is the necessity of emulating and mimic the human brain functionalities in order to better understanding the intrinsic dynamics of it [1]. Indeed, even though modern Von-Neumann machines are capable of very fast and even low-power computations and elaborations, they can achieve poor results in some common tasks that are common to human beings (image recognition, natural language processing, and so on..)[2](p.18).

An important application of Neural Networks has to deal with the Internet of things (IoT). Nowadays, a huge quantity of data is generated by the environment, in particular by sensors, actuators and all devices that interact with the external world and that are connected to modern electronic systems for further elaborations, in order to monitor and to manage all the actions and health related to them.

Such a large amount of data requires fast and efficient computations that are suitable for neural algorithms and relative implementations. A way of achieving these results is through the Online learning (OL)[3], which is a learning algorithm based on an incremental update of the algorithm itself by means of a sequential processing of single samples received at each time instant (instead of chunks of data in *batch learning*). This strategy imposes some timing, memory area and power constraints that can be accomplished by Spiking Neural Network (SNN).

A SNN is a spiking-based neural model, in particular it is a third-generation Neural Network that shows a more realistic biological approach: it is based on information carried out by spikes pattern, exploiting concepts of space and time through neural connectivity and plasticity [3]. Spiking neurons have much more complicated dynamics respect to the other popular model Artificial Neural Network (ANN) and this could make SNN more powerful. One other great advantage of this model, it is its easier and more efficient hardware implementation possibilities, since these could be based on Event-Driven computation and on Address-Event Representation (AER), differently

from ANN [2](pp.119,173-175). These concepts will be discussed in next paragraphs.

1.1 Motivations and goals

This thesis work is focused on the Hardware Emulator of Evolvable Neural Systems (HEENS) architecture, developed by Integrated Smart Sensors and Health Technologies (ISSET) group of Universitat Politècnica de Catalunya (UPC). This is a multiple FPGA-based architecture designed for emulating SNN, by means of an array of NxN processing elements (N is a value that can be set before either simulation or synthesis), as it will be explained in next sections.

In particular, this work concerns the propagation and distribution of data representing the evolving information of the Neural Network. Indeed, since HEENS is finalized to simulate a SNN, it is strictly necessary to monitor the internal parameters of the network, such as membrane potentials, synaptic weights, in order to keep track of the current state of the neural algorithm.

The precedent version of this architecture is the one reported in [1]: this work included a SNAVA Human Machine Interface (HMI) which is a software created to control and to monitor the execution and the information relative to the proposed network in a graphical way. All data involved in these configuration and monitoring phases, were transmitted by means of G-Ethernet connections. In this particular project, the monitoring information will be collected exploiting the same ring topology communication channel that is being used for the transmission of spikes among all FPGA used in the network. The HMI at the current state has not been developed yet and neither the hardware support to collect those data and to transmit them. So, summarizing, the basic support for this future application was necessary at that initial state of the work.

In order to accomplish this goal, the already developed Address Event Representation over Synchronous Serial Ring Topology (AER-SRT) protocol [4] has been exploited together with the processing hardware, which required a fully understanding of the architecture in order to manipulate, to modify and to create those parts that are involved in the extraction and transmission of these data.

Finally, the architecture proposed and then verified through simulation has been synthesized and implemented on the Xilinx Zynq-7000 SoC ZC706 board, an PSOC device, in order to check if timing constraints had been respected and to inspect the area and power consumption.

1.2 State of art

In the current state of knowledge, it is not possible to say that science perfectly understood how human brain works and how it manages and realizes all of its functionalities. The major interesting capabilities of a biological neuron network are scalability, high efficiency connectivity, intensive parallelism, which are all skills carried out with an optimized energy consumption. Anyway, reverse engineering has produced interesting results that nowadays find application in many fields, such robotic, image recognition, artificial intelligence. and so on [5].

It is important to understand basic concepts behind the theory that has led to such important results, so in next section a brief overview of the biological functionalities of neurons and their models will be described.

1.2.1 Neuron models



Figure 1.1: A. Single neuron(by Ramo'n y Cajal) and B. Connection and signal transmission between a pre-synaptic and a post-synaptic neuron.[6](p.13)

In Figure 1.1 it is portrayed a representation of a biological neuron: it is composed by a soma, which is like the central processing element of the neuron that generates an output signal in case a particular input threshold is exceeded; then by the dentrites that are in charge of collecting all signals from other neurons and finally by the axon, that transmits all the information outside the neuron [6]. In addition, there is the synapse that is the connection point between the axon of a sending (pre-synaptic) neuron and the dentrites of a receiving (post-synaptic) neuron. The synapse collects the spike information through complex chemical processes and, by means of neurotransmitters, it leads to the flowing of ions current into the cell of the post-synaptic neuron.

That is, an influx of ions inside the cell changes the so called "membrane-potential" of the neuron, which is the potential difference between the interior of the cell and its surroundings [6](p. 12). If this change is positive, the synapse is excitatory, whereas if the change is negative, the synapse is inhibitory.



Figure 1.2: A postsynaptic neuron i receives input from two presynaptic neurons j = 1, 2.[6](p.16)

In Figure 1.2 are reported three different possible situations in which a post-synaptic neuron is excited by two pre-synaptic neurons. To better explain the dynamic of these, let's define $u_i(t)$ as the membrane potential of the neuron i and let's consider the equation[6](p.17):

$$u_i(t) = \eta(t - \hat{t}_i) + \sum_j \sum_f \epsilon_{ij}(t - t^{(f)}) + u_{rest}$$
(1.1)

In eq.1.1 all $\epsilon_{ij}(t)$ is defined as: $u_i(t) - u_{rest}$, where $u_{rest} \approx -65 \ mV$ is the resting potential of the cell (the one the cell usually has if the cell receives no spikes at the input. Then, $\eta(t)$ is the trend of the membrane potential of the neuron i after it fired a spike at time \hat{t}_i . So, a post-synaptic neuron receives different spikes from pre-synaptic ones at different time instants $t^{(f)}$, which means that its membrane potential its incremented by an amount equal to the sum of all contributes $\epsilon_{ij}(t - t^{(f)})$ and if it reaches and exceeds the threshold ϑ (usually in the range of 20-30 mV above the resting potential) it fires a spike [6](pp.15,16,17).

Spikes (or action-potentials) are pulses with an amplitude of about 100 mV, that lasts 1-2 ms. After the spike, the membrane-potential goes below the resting potential (hyperpolarization) and it shows a behaviour described by the function $\eta(t)$, for a time lapse called "refractory period". Thus, the neuron has to receive a precise number of pre-synaptic spikes in a specific time window in order to fire a post-synaptic spike. These strong time and space dependencies, are those that give so much computational power to these systems and so to their close imitation represented by SNN [2](p.119).

Before talking about Spiking Neural Network, let's review some of the most important mathematical models of the biological neuron. For this part [3] [2] and the more accurate and detailed [6] had been consulted.

1. Leaky Integrate-and-Fire (LIF)



Figure 1.3: (a)The conductance-based LIF model and (b)the current-based LIF model[2](p.120).

This is a simple and a computationally effective model, as well as one of the most popular spiking neuron model used in order to build and to simulate a SNN. The model can be graphically described in Figure 1.3. The equation that describe the model is here reported:

$$C \frac{dV}{dt} = I - I_R \tag{1.2}$$

Basically, I is the current injected inside the neuron and I_L is the leakage ions current that leaks through the channels in the cell membrane. This leakages can be described with a conductance-based current with an impedance (R in Figure 1.3(a)), which is more biologically accurate but it strongly depends on membrane potential and that could lead to a much higher computational effort. The other model is depicted in 1.3(b), where the leakage current is approximated with an independent current source and that is a more hardware friendly model, since the current does not depend on the membrane potential.

The injected current I can be determined by the type of synapses used, which can be also in this case current-based synapses and conductance-based synapses. The latter makes the current a function of the post-synaptic potential, while the former doesn't lead to this dependecy[2](p.121).

In [3] it is underlined that in a more general form the LIF can contain a refractory period in which dynamics are stopped for a fixed period. Other equations that describe the conductance-based model are reported below:

$$I(t) = I_R(t) + I_C(t)$$
(1.3)

$$\tau_m \frac{du(t)}{dt} = -u(t) + RI(t) \tag{1.4}$$

$$t^f: u(t^f) = \vartheta \tag{1.5}$$

In Eq.1.4 $\tau_m = RC$ is the membrane time constant, while t^f is the firing time in Eq.1.5: after that the membrane-potential is reset to the resting potential [3].

2. Hodgkin–Huxley

The Hodgkin–Huxley model is a more biologically accurate mathematical model, which takes into account the Nerst potential, that is the potential difference between the cell end the extracellular liquid caused by the ion transport through the cell membrane. The model is graphically depicted in Figure 1.4 and it is mathematically described by Eq.(1.6)

$$I = C \frac{dV}{dt} + G_{Na}m^{3}(V - V_{Na}) + G_{K}n^{4}(V - V_{K}) + G_{L}(V - V_{L})$$
(1.6)

In this equation, V_{Na} , V_K and V_L are called reverse potentials, while G_{Na} , G_K and G_L are the conductance of the sodium, potassium, and leakage channels respectively. Other variables n, m are gating variables which dynamics are described in [7], [2](pp.136-137) and in [3].



Figure 1.4: The Hodgkin-Huxley model [2](p.120)

This model is able to describe very accurately the dynamics of the neuron, but it requires too high computational efforts [2](137).

3. Izhikevich

Since the Hodgkin–Huxley model could become prohibitive for many application and that the LIF does not very faithfully mimic the dynamics of neuron (even if it might be very useful in many SNN due to its semplicity)[2](p.121,122), the Izhikevich model[8] claims to be a good intermediate between the biological accuracy of Hodgkin–Huxley and the computational efficiency of LIF models [3]. The model is described by Eqs.1.7 and 1.8.

$$\frac{dV}{dt} = 0.004V^2 + 5V + 140 - U + I \tag{1.7}$$

$$\frac{dU}{dt} = a(bV - U) \tag{1.8}$$

In this equations, V is the membrane potential while U is the membrane recovery. If $V \ge 30 \ mV$, then V is reset to c and U is reset to U + d. The variables a, b, c and d are model parameters.

This model is able to reproduce many phenomena observed in biological neurons with a computational complexity comparable to that of an LIF model[2](p.121).

1.3 Spiking Neural Networks

Spiking Neural Networks have aroused an increasing interest in the research community since they are able to reproduce with a more biological realistic approach the functionalities of a neuron network, due to the exploitation of spikes information and computation. The other popular model ANN is considered a more simplified versions of biological neural networks in terms of structure and function. Furthermore, the simply nature of a SNN based on Leaky Integrate-and-Fire approach, makes them better suited for an hardware implementation [3].

The main differences between a SNN and a ANN can be summarized here[2](p.119): (1)a non spiking network ANN uses real-value activations to convey information, whereas a spiking neuron modulates information on spikes, (2) a ANN does not usually have memory, while a SNN generally does. Finally (3) most SNNs are based on a time-varying nature, while the output generated by ANN generally is not an output of time.

In Figure 1.5, other differences are reported [2](p.124). It is important to underline that in an ANN the outputs from previous layers (pre-synaptic neurons), are real numbers which come out from many combinational logics, like Multiply-Accumulate (MAC). So, it is basically memory less, since the output depends on its particular layer position (in a multi-layer network) and on a particular class that output belongs: if it is activated (by means of its activation function) it means that a particular input category has been presented.

On the other side, in a simple LIF model, output from neurons (spikes) are more like binary vectors that have a spatial distribution but also a temporal distribution, which means that a spiking neuron can be implemented as a Finite-State Machine (FSM), where the output depends on its present inputs, but also on the past history of the input values. A SNN has an inherent memory that leads it to be often trained to learn spatio-temporal patterns.

In Figure 1.6 there is an analogy between biological neurons and artificial spiking neurons on the right, in which it is shown that a post-synaptic spikes is the result of a particular sequence of input spikes that, basing on the weight and on the type of the synapse (inhibitory and excitatory), causes the output neuron to exceed the threshold value.

1.3.1 Data encoding

An important issue in a SNN, is related to proper encoding strategy to apply. Indeed, the information carried by an analog input signal has to be translated in a spatio-temporal pattern of spikes, which is not trivial, since it has to take into account the signal characteristics, in time and in the frequency domain, the presence of noise and how all of these features can be affected by a particular encoding scheme [9].



Figure 1.5: Comparison between spiking neurons and non-spiking neurons[2] (p.123)



Figure 1.6: Biological neuron and its association with an artificial spiking neuron[6]

There are two main encoding scheme that can be found in literature: rate - based encoding and temporal - encoding. The former is focused on spiking characteristics in a certain window of time and it can be related to three different notions of mean firing rate, that are: average ("rate as a spike count") over time, average over several repetitions of the experiment ("rate as a spike density"), or average over a population of neurons ("rate as a population activity")[3].

Temporal - encoding extracts information on the exact timing of a spike, which marks a change in the value of the input signal and this is considered to be the realistic biological behavior of neurons [9]. In *temporal* – *encoding* there are three main timing information schemes about spikes: "time-to-first-spike" when all timing features are related to the code for the timing of the first spike, then "phase" which is as the first, but with a periodic signal and finally "correlation and synchrony" when a spike code is based on the reference signals from other neurons [3].

1.3.2 Synaptic Plasticity

Many electrophysiological experiments have proven that the response amplitude of a given post-synaptic neuron is not fixed over the time, but it is conditioned by the input spikes of its pre-synaptic neuron/neurons. Interesting results in [6](p.363) are shown in Figure 1.7.



Figure 1.7: Schematic drawing of a paradigm of Long-term Potentiation induction[6](p.363)

The membrane potential of pre-synaptic neuron is stimulated by means of an extracellular electrode, while the post-synaptic one (the output) is measured with

another electrode. What can be deduced is that, after the post-synaptic spike, the strength of the synapse is increased, since the same input stimulation creates greater response in the post-synaptic membrane potential [6](p.363).

The formal theory of neural networks explains that the synapse weight w_{ij} (from neuron *i* to neuron *j*) is a parameter that can be set and adjusted in order to optimize the rate of successes of a network, given a particular task. The procedure that leads to adjust the parameters of a network is called *learning rule* and many of them have been proposed, depending on the type of network and on the goal to accomplish [2][3]. The class of learning rules that are base on the correlation between pre- and postsynaptic neurons, is referred as "Hebbian learning", which is inspired by the work of Donald Hebb [10].

The conventional Hebbian learning rule is a correlation-based learning rule that does not explicitly depend on the timings of spikes, while the Spike-Timing-Dependent Plasticity (STDP) is a demonstrated behaviour, which tells that the amount of change in the synapse depends on the relative timings of pre-synaptic and post-synaptic spikes [2](p.128): if the post-synaptic neuron spikes shortly after a pre-synaptic one, the synapse goes through a Long-term Potentiation (LTP), but the increase in the synaptic weight has amplitude that exponentially decreases in function of the difference between the two timing spikes. On the other hand, if the post-synaptic neuron fires before a pre-synaptic spike, the weight is decreased and the synapse experiences a Long-term Depression (LTD), which again is a function of the timing difference between the two neurons. All of that is depicted in Figure 1.8.



Figure 1.8: Illustration of a typical STDP protocol.[2](p.129)

In the following equations the mathematical approach is described:

$$\Delta w = \sum_{n} \sum_{m} K(t_{post}^{m} - t_{pre}^{n})$$
(1.9)

$$K(x) = \begin{cases} A_{+} \exp(-x/\tau_{+}), \ x > 0\\ A_{-} \exp(x/\tau_{-}), \ x < 0 \end{cases}$$
(1.10)

In Eq.1.9, t_{post}^m and t_{pre}^n are the pre-synaptic and pre-synaptic spike timings respectively, while in Eq.1.10 τ_+ and τ_- are used to control the decay of the exponential and K(x) is a kernel function. This is referred as a pair-based STDP rule [2](p.128).

There is another solution that differently from Eq.1.9 imposes a limit on the maximum weight, in which A_+ and A_- are a function of the weight itself. In this case the synapse weight is a function not only of the timing of the spikes, but of the synapses weights too, preventing it from growing without limit [2](p.129) It is important to underline that a STDP protocol determines how synaptic weights should change, based on timing, but how the learning is conducted vary depending on the implementation.

1.3.3 SNN implementations

In recent years, many studies have been conducted on possible hardware implementation of SNNs, since the needing of simulating complex networks. The simulations based on software, which are implemented in Von Neumann machines, hardly meet the biological spiking rate (milli seconds) constraint and furthermore they requires a huge quantity of power [1]. Thus, many application specific implementations have been developed and here some of them are briefly discussed.

"BrainScaleS" is a full custom analog design, specialized in simulating exponential integrate-and-fire neurons [11]. In analog implementations, transistor's sub-threshold range operations are exploited to create compact and high-speed processing neural simulators and they have the advantages of being characterized by extremely low area and energy consumption for very large-scale networks. Anyway, it is hard to program and to scale such architectures and they require long time in order to be designed and to be tuned. Furthermore, they can be utilized in those application where the topology and the task of the SNN are well defined [1].

Digital implementations, differently from analog ones, are less costly and more flexible and are based on general-purpose multiprocessors, Graphical Processing Units (GPU)s or FPGAs [1]. "TrueNorth" implementation[12] utilizes LIF neurons with high number of synapses without plasticity and "SpiNNaker" it's a multiprocessor-based simulator, which can support different SNN models, due to its programmable features, although it requires very high costs in terms of processing cores[1]: it consists of a chip multiprocessor (CMP) and a 128-MB off-die synchronous dynamic random-access memory (SDRAM)[2](p.186-187). GPU-based architectures can exploit their parallel computation nature in order to provide a powerful implementation, though in complex SNNs, memory management and spike propagation represent an important obstacle for this solution. A popular GPU-based simulator is NEST (Neural Simulation Tool)[13] which is able to support many neural and synaptic models, but it lacks biophysical detail. In [14], NeoCortical Simulator 6 (NCS6) has been developed to take that issue into account. Futhermore, it supports LIF and Izhikevich models and it allows the user to design his/her own interface for other neural models[1].

FPGA-based SNN simulators, have been developed in several works [1]. In [15], a multiple FPGA-based architecture is proposed, where communication is performed by means of high speed serial links available in advanced FPGA boards. This architecture is able to simulate Izhikevich neurons with fixed pipeline stages, which makes it not suitable for supporting different SNN models. Furthermore, this architecture is designed for the simulation of simple and specific SNN models that do not take plasticity of synapses into consideration [1].

Another architecture is reported in [16], where a scalable-reconfigurable neuromorphic device based on an AER in a 2D mesh configuration has been developed. The authors claim that the architecture is capable of managing spike traffic using routing approaches in a single or multiple FPGAs [1]. It can simulate simple LIF model in order to perform the convolution operation used in image processing [17], but it does not involve plasticity.

Loihi is very interesting and recent architecture that has been developed by Intel's Microarchitecture Research Lab[18]. It is fabricated in a 14-nm process and the chip with a die size of $60 \text{ }mm^2$ contains 128 neuromorphic cores, where each core implements 1024 primitive spiking neural units cores. Then, there are x86 cores and in total, it includes 16MB of synaptic memory. Davies et al. claim that Loihi is able to support sparse network compression, core-to-coremulticast, variable synaptic formats, and population-based hierarchical connectivity [2](pp.191-192)[18]. The important feature of it, it's the on-chip learning capability through a microcode-based learning rule engine within each neuron core, which make it able to implement pairwise STDP and other more advanced learning rules [2](p.191).

All FPGA discussed above, trade off model flexibility and high speed processing, while GPU and general purpose processor approaches, should have the flexibility to implement several SNN models, with the capability of implementing fairly largescale networks. All of these architectures rely on a general purpose Instruction Set Architecture (ISA) and on communication on chip strategy, in order to simulate the SNN. Evidently, in such implementations, there would be some general purpose functionalities that could lead to an unnecessary power and performance losses. The Spiking Neural Networks for Versatile Applications (SNAVA) architecture, which is the previous version of HEENS, is a scalable and programmable solution for real-time multi-model SNN simulation[1]. By means of several SNN models, the ISA of this implementation has been fitted in order to exploit the proper quantity of hardware truly required for these kind of applications.

The software-hardware codesign, allow the user to design, configure and monitor the network. The hardware is composed by a parallel architecture, that is implemented on modern FPGA devices, in order to ease the programmability and so the simulation of different synapses and neurons topologies. It is composed by a Single Instruction Multiple Data (SIMD) array of Processing Elements, a single control unit and also communication units to support software to configure and monitor the system in real time with a 1 ms time step simulation. The ISA of the PEs has been customized in order to obtain high performance using minimum resources.

1.4 HEENS architecture

In this section, an overview of the Hardware Emulator of Evolvable Neural Systems architecture will be provide, in order to give a general idea of what kind of tasks the hardware is able to perform, considering that all the thesis work has been developed upon this already implemented structure. Then, in the last part of the introduction, the Address Event Representation over Synchronous Serial Ring Topology protocol and its hardware support will be described, since it is a fundamental part too that has been exploited and also modified to carry out all the targets set.

As previously mentioned, the HEENS architecture is a evolution of the previous Spiking Neural Networks for Versatile Applications (SNAVA) implementation[1] and it presents some upgrades respect to the predecessor: it is characterized by a better resource utilization, as reported in [5](p.46) and by an enhanced programmability and scalability capabilities. Indeed, it allows the user to decide the number of PEs in the 2D array and the number of virtual layers, setting before simulation or synthesis few parameters, like *row*, *column* and some others related to the number of layers. Furthermore, the user can totally set the topology of synapses, as will be described later, by means of specific text files that are going to be loaded in the Master Chip (MC) of the network. The HEENS implementation offers a hierarchical communication, that make it capable of synthesize up to 1352 neurons, a number that is more or less 6.76 times greater respect to the number supported by SNAVA[5](p.46)

One of the most interesting thing of this solution, is the capacity of supporting an online dynamic evolution and reconfiguration of the synapses interconnections, which leads to great savings in terms of design time, since there is no longer the needing of a new synthesis every time the configuration needs to be changed in some way.

In Figure 1.9, an example of HEENS network is reported. As it is depicted, there is a Master Chip (MC), that is in charge of communicating with the general purpose processor in order to receive all necessary initialization directives by the user, that will be utilized to configure and in some cases also to reconfigure the other nodes. Then,



Figure 1.9: HEENS architecture, composed by a Master Chip and n Neuromorphic Chips connected in a ring topology[5](p.30)

during the execution phase, the MC behaves like a regular Neuromorphic Chip (NC), so it will compute the neural algorithm, in order to collect all the spikes from other nodes or from its own PEs, then to update the neural and synaptic parameters (like membrane potential) and finally to distribute post-synaptic spikes, when these latter are present.

1.4.1 Operational stages of HEENS

In Figure 1.10, the state diagram of the different processing phases of HEENS is depicted.

- *Initialization phase (IPh):* In this stage, the MC dynamically assigns the Chip Identifier (ChipId) relative to each node and the ring size to the rest of the network.
- Configuration phase (CPh): It is in charge of sending all fundamental data needed for the neural processing, which are synaptic and neural parameters and also the local and global connections mapping, as well as the execution program.
- Execution phase (EPh): This is the important stage in which the main biological functionalities of the soma are emulated. Each PE (artificial neuron), computes its state parameters, starting from its individual previous ones and from the input pre-synaptic spikes. This stage starts and finish by means of a control flag eo_exec.

It is important to underline that monitoring operations need to be performed in this very stage: the serial communication bus used for the spike distribution will be exploited also for this task and so it is important to assure that monitoring distribution is completed before starting spikes transmission. This will be taken into account in this project, as it is explained in Chapter 2.

• Distribution phase (DPh): It emulates the propagation of spikes and neurotransmitter that happen in a biological neural network, by means of the serial



Figure 1.10: Operational stages of HEENS [5](p.31)

communication bus and of the AER-SRT protocol. All the spikes emitted in the execution phase are broadcasted to neurons that belong to the same chip or to another one.

• *Evolution phase (EPh):* This stage happens at the end of each EPh only in the specific case in which a evolution command has been received. In this eventuality, all synaptic connections and weights will be adjusted in each NC, depending on the information sent to the MC.

The basic unit of time utilized is the sum of the execution and distribution phases, after that IPh and CPh has finished.

1.4.2 Multiprocessor structure

In this section a brief discussion on the constituent modules of the architecture will be carried out. The reference architecture schematic of HEENS is reported in Figure 1.11.



Figure 1.11: Block diagram of HEENS multiprocessor [5](p.33)

The figure shows that the main blocks of the architecture are: the communication buses, the Control Unit (CU), the PEs array and the AER-SRT controller.

• Communication bus: the first substantial thing is related to the exchange of information/data between the control unit, AER controller and the array of PEs. The two buses *HEENS_add* and *HEENS_data* are multiplexed between two different kind of addresses and data. The first is related to the configuration phase, when each memory inside the PE-array needs to be initialized and for this there is the needing of the address word *pkg_add*. Since this signal may come from the MC (by means of the RX side of the AER serial bus), it has some fields of bits related for example to the ChipId, to identify the chip in which the configuration data has to go. Other fields are related to the numbers of row, column and virtual layer to be selected in the array, in order to store a data in the local memory of a specific PE(neuron). Finally, depending on the type of configuration data, there are fields which address the right memory among all those present in a PE, as it will be described later. The *pkg_add* and *pkg_data* signals are also used to initialize the Instruction Memory (IMEM), as it is shown in Figure 1.11.

The other kind of data, is the one related to the opcode of the instruction to be executed *data_seq* (from the sequencer), and the *spike_in* data from the AER-SRT controller, in Figure 1.12, the format of the address is described, which as all the rest of data, needs ID, virtualization, row and column fields. Anyway, these two kind of data are selected by means of the *config* signal, which is set in the proper processing phase.



Figure 1.12: Address format for a spike event [5](p.34).

• *PE-array:* the processing units that make up the whole array represent a fundamental part, since they contain the data path for executing the neural and synaptic algorithms and, relatively speaking about this thesis work, for the collection and propagation of monitoring data. So, some details will be provided about the structure of the PE, of which schematic is portrayed in Figure 1.13. It is important to remind that this is a Single Instruction Multiple Data architecture, so it includes only one Control Unit, that is in charge of sending all commands relative to instructions coming from the IMEM



Figure 1.13: Processing Element [19]

- Arithmetic Logic Unit (ALU)

This unit supports 16-bit fixed point arithmetic operations and logic ones too, which are identified by means of the instruction opcode (forwarded to the PE by the sequencer). There are two important bits coming from the ALU, that are the *carry* and *zero* flags, which are fundamental for conditional instruction (*FREEZEC, FREEZENC, FREEZEZ, FREEZENZ*): indeed, since this is a SIMD architecture, it is not possible to handle (at least for simplicity) all the support for the conditional and unconditional branches. What is done here, it's blocking the execution of specific instructions, in case those flags mentioned above are set.

When a *FREEZE* condition is executed, all registers and ALU flags are disabled and a '1' is pushed in the Last In First Out (LIFO) register of the PE, in order to block all operations and to store the number of times the reactivation has to be performed in case of nested freeze conditions. Then the *UNFREEZE* unblocks everything to let the PE perform other operations.

- Virtualization (VIRT)

Each PE performs a multiplexing operation during its execution phase in order to manage more than one neuron. Indeed, all computations involved in the neural algorithm are repeated for a number of time equal to the number of virtual layers. In 1.13 can be noticed from the output spike MUX, that the maximum number of virtual layers supported at the actual state it's 8. An explanatory image of Virtualization is reported in Figure 1.14.

- Register File (RF)

This is a bank of 16-bit general purpose registers which are used to interact with the SNRAM and the ALU, in order to store the parameters relative to the neuron involved in computation and to provide the right operators to the ALU. There is also a bank of shadow registers, which access is controlled by the sequencer and that are used to enlarge the storage space of the PE. An important register that communicate also with output buffer register, is R0, which in this architecture is called "accumulator".

- Synaptic/Neural Memory (SNRAM)

This memory on chip stores all synaptic and neural parameters, the seeds for Linear-Feedback Shift Register (LFSR). All of these data are those related to each virtual neuron of that specific PE.

- Local and Global memories (BRAM)

This block of memory is used to decode the addresses that notify the presence or not of spikes, either from local PEs of the same node/chip (*local memory*), or from an external chip (*global memory*). The latter are processed only by the main virtual level (VIRT = 0, called *HUB* neuron), in order to support


Figure 1.14: Virtualization of PE-array.[19]

a hierarchical communication between clusters. It is important to underline that a number of fixed synapses is assigned to each virtual layer by the user, as it will be described in Section 1.7, so the number of spikes contained in the local and global spike registers in Figure 1.13 are set.

The local memory has v, r and c (referring to virtual, row and column respectively) as inputs/addresses, then it has an output composed by $s_L - 1$ bits, where s_L is the number of maximum synaptic connections assigned to each PE. A specific bit of the output is set to one if the input correspond to a synaptic connection of that PE/postsynaptic neuron. The size of the memory is $2^{v+r+c} \cdot \log_2(s_L - 1)$.

The global memory has a block dedicated to the ID and one for the row and column addresses. This is due to the fact that neurons from different chips can have the same row and column positions. In this case there is also present an encoding scheme, in order to reduce the size of this whole block. The total bits size is equal to $(2^{r+c} + 2^{ID}) \cdot \log_2(s_G) + 2s_G(s_G - 1)$ [5](p.37).

- Linear-Feedback Shift Register (LFSR)

It is used to generate uncorrelated noise for each PE. The seeds composed

by 64 bits for this register, are set with the instruction *SEED* and they are stored in the SNRAM memory.

– Freeze LIFO

As mentioned before, this is used for nested conditional instructions and it is linked to the *carry* and *zero* flags coming from the ALU.

- Monitoring Buffer

This is directly linked to the R0 register and it is used to store the information that the user wants to monitor as will be explained in next chapter. The data is moved from the accumulator to this buffer by means of the *STOREB* instruction and (even if it is not present in Figure 1.13) it can accept monitoring data from lower positioned PEs in the array.

• Control Unit: As it has already been explained, the HEENS is a SIMD architecture, which means it is provided with a single control unit. Furthermore, this is a Harvard architecture, that leads to a separate Instruction Memory, while the data memories are the SNRAMs inside each PE. The sequencer is the component in charge of sending the proper instruction address, by means of the Program Counter (PC), then of receiving the instruction, from which the opcode and all meaning values (like register number, pointer to the SNRAM memory, number of shift operation to perform, constant and so on..) will be extracted and sent to the PE-array, through the data_seq signal in Figure 1.11.

In Appendix A, the Instruction Set Architecture (ISA) of HEENS is reported. It is possible to notice that it contains different kind of instruction, depending on the function and on the parameter it implements and transmits respectively, like move operations, arithmetic, logic, conditional, store, load and others. Then there are the macros, which identify a set of more instructions that the assembler is able to recognize.

It is also important to underline that all the execution is divided in four pipeline stages: fetch, decode, execute and write-back. This is a very used technique in order to reduce the clock cycles required to execute an algorithm. With this approach, the whole architecture is able to complete an instruction each clock cycle, except for those that requires one or more cycles in addition, like jumps to subroutines, conditional ones, in some cases arithmetic operations and so on.

1.5 AER-SRT controller

In this section the Address Event Representation over Synchronous Serial Ring Topology controller will be illustrated, since it plays a key role for the work of this thesis. First of all, a brief discussion on the protocol operating mode will be carried on, then the hardware implementation details will be explained. The AER protocol has become very popular in SNN multi-chip neuromorphic systems, since it is able to solve several problems that had arisen in such kind of implementations: the number of neurons and synapses that can be inserted in a single and specific silicon device is limited, while the use of multi-chip architecture leads to emulate large SNN models. However, this requires high efficient spike distribution capabilities and thus, the intra-chip communication becomes a critical point and it is responsible of scalability degree and efficiency of the whole system [4].

The AER protocol is characterized by the fact that all spike events are assigned to specific time slots, by means of a time multiplexing distribution. This leads to a resolution controlled by the widths of time slots in which the uncertainty can be reduced if these widths are made smaller. Such a solution overcomes problems related to collision of spike distribution events in asynchronous systems and so the information is preserved. Furthermore, the serial solution (AER-SRT), utilizes fewer wires, offers better performance, using point-to-point high-speed differential serial transreceiver at frequencies of Gbps. So, the latency introduced to allow this kind of communication in a pipeline fashion is well compensated by this high throughput and high speed.



Figure 1.15: AER-SRT communication model [5](p.54)

In Figure 1.15, the structure of the AER-SRT implementation is depicted. The AER controller of the MC is the Z_AER_SRT, while the one related to the NC is the AER_SRT. The Xilinx-Aurora protocol is used to serialize and to deserialize all packets that travel around the ring.

The Master Chip has a key role of in the initialization, configuration and in the dynamic evolution phases of the newtork. In [1], the dynamic reconfiguration represented a problem, since the were no MC that coordinated these phases and so, all the nodes have to perform the evolution in real-time [5](p.54).

1.5.1 Control packets of AER-SRT protocol

The protocol utilized in this work manages two different kind of information, which are *data* and *control* packets. These are distinguished by the MSB of the 16-bit packet: '1' for control and '0' for data. Control packets are formed by a control information, to signal that a specific kind of control is being received, then by data and finally by another control sequence, in order to inform the receiving chip that the packet is finished. In Table

Contol packet	Function	
IDLE	It keeps the ring active	
INIT	Initialization	
EOINIT	phase	
CONF	Configuration	
EOCONF	phase	
EVOL	Evolution phase	
SYNC		
START	Distribution phase	
FINISH		

 Table 1.1: Control packets of AER-SRT protocol

During the execution phase, and IDLE packet is transmitted by all chips in order to keep the link active. Now a brief discussion on these phases is made.

• *Initialization packet:* The MC is in charge of dynamically transmitting *ID* and *Ring Size* parameters to each node of the network in this phase. The former is used to signal which chip the information comes from and the latter is necessary for counters inside the AER controllers in each node, in order to perform synchronization tasks.

The packet starts with a start control information and it is followed by 16-bits information that contains the *ID*: the ChipId of the MC is equal to one, so it will add '1' to this parameter and it will retransmit it to the next node. This arithmetic operation on the ChipId is performed by every following NC before it is retransmitted. After that, the *Ring Size* follows and finally there is the control information that signals the end of the *Initialization phase* (EOINIT).

• Configuration packet: Again, the packet starts and finishes with control information to signal the beginning and the end of this particular phase. The packet fulfills the task of network configuration. The following data sequences are composed by all the information utilized to initialize the four memories inside each PEs of each node (Synaptic/Neural Memory, local memories, conversion and codification blocks) and for this reason, they are preceded by a ChipId and then by addresses to identify the chip and the specific memory to be written respectively, with the related locations too. It is possible also to signal that all data coming need to be written in each node of the network (common mode), by sending the ChipId of the MC.

The evolution packet is very similar, but it can be transmitted by the MC after each execution phase, in order to reconfigure the network (learning phase).

As for the *Initialization packet*, the MC understand that the configuration phase is over when it receives the EOCONF packet, after it has traveled for all nodes of the ring.

• *Distribution packet:* This phase is characterized by an initial SYNC packet, which is necessary to synchronize all the nodes. Indeed, a NC may finish the execution phase later respect to other nodes. So, each node at the end of the execution phase sends a SYNC packet and retransmits the same packet received from previous nodes. There is a counter inside the receiver block that allows each chip to count how many of them have been received and if the number is equal to the *Ring size*, the synchronization is over and the real distribution starts.

The distribution packet is composed by a START sequence in which it is reported the ChipId from which the following spikes originate. Then all the spikes are sequentially transmitted and travel around the network. Once a NC receives its own spikes (comparing the received ChipId), these latter are discarded and the node sends a FINISH control information. The distribution finishes in the same manner the synchronization phase ends, but this time the FINISH control information is involved.

1.5.2 Master Chip

The structure and properties of the Master Chip will be described in this section. The Neuromorphic Chip has similar characteristic, but it has less functionalities, since it is involved in fewer control operations respect to the MC. The block diagram of the chip is illustrated in Figure 1.16.

- *CPU core:* This is in charge of loading all configuration parameters used for the neural algorithm that will be loaded in the memories of each chip. The user, as it will be explained in Section 1.7, needs to create and, by means of the *CPU*, to transmit all of these data to the MC, which will store them in the *CONFIG_FIFO*.
- *Spike Gen/Consum:* This is the part of the HEENS that receives spikes and applies the neural algorithm to them, as it was described in Section 1.4



Figure 1.16: Master chip structure [5](p.59)

- *PS/PL interface:* Data coming from the CPU core travel with a different protocol respect to that used by AER-SRT. For this reason, an ARM processor (PS) it is utilized to convert those data in a way they can be transmitted to the serial bus. The other part of programmable logic (PL) it is an interface between the sequencer, PE-array and the AER controller.
- Z_AER_SRT Controller: This represents the core of the communication in this protocol. A schematic of it is reported in Figure 1.17.
 - 1. $Z_AER RX$

This module has to read all data coming from the Aurora Rx side in order to detect control or data packets, in order to send them in the right FIFOs. It is in charge of setting flags that notify the end of initialization and configuration phases, by means of control packets *EOINIT* and *EOCONF* respectively. Furthermore, thorugh counters inside of it, it signals the end of synchronization and distribution phases, by counting the *SYNC* and *FINISH* packets.

The last function is related to the spikes: in distribution phase, when it receives a packet, it needs to extract the ChipId and to compare it with its own. If the ChipId belongs to another chip, all the spikes are redirected to



Figure 1.17: Z_AER_SRT controller [5](p.60)

the bypass FIFO, in order to let them keep traveling around the ring. If, on the other hand, the spikes are those it generates, the node can discard them and send a FINISH packet.

2. $Z_AER TX$

The transmission module has been largely used in this thesis work. It is in charge of sending the right data/control sequences to the Aurora TX side. It is composed by a main FSM and by many other state machines utilized to coordinate the transmission of different packets. An explanatory schematic is depicted in Figure 1.18.

The main controller determines in which phase the transmission is. For example, in the execution phase, the *IDLE* input of the MUX will be selected, or when the RX side will notify the ending of the synchronization phase, the input will be changed from the *SYNC* packet to the *START* one. Then, in the spike distribution phase, after the *START* packet, the output FIFO will be selected and its data will be transmitted as it happens for the configuration phase (although in that situation, the CONFIG FIFO would be involved).

Anyway the selection of the MUX entries is determined by the main FSM and each data/control packet is managed by specific and dedicated smaller state machines.

3. Error Detector and Delay Controller

Data from output FIFO are transmitted and also copied inside an error FIFO and they reach again the origin (after they have traveled around the



Figure 1.18: Z_AER_TX module [5](p.61)

whole ring) and the RX side signals that, the received data are compared to those previously stored in the error FIFO: if they differ, an error counter is incremented and it will be taken into account by the processor. At the current state of the project, the error cannot be corrected.

The axonal delay controller is in charge of assigning a certain delay to the spike before transmitting its address to the AER-SRT communication bus. Basically, it is composed by a RAM, which stores the delay for each spike and which is addressed by means of row, column and virtualization parameters of each spike. Then, before writing the spike parameters into the output FIFO, the delay is decremented at each clock cycle until it reaches a value of '0'. Only after that, the spikes information can be written into the output FIFO and finally be transmitted.

1.6 Neural algorithm

In Appendix B there is an example of the assembly code that will be used in simulation. In particular Appendix B.1 does not involve virtual layer in the whole execution, while Appendix B.2 does. The current algorithm performs a Leaky Integrate-and-Fire (LIF) model to emulate the biological neuron and it is divided in four main sections:

- 1. In the first part all necessary declarations are made.
- 2. In the .DATA neural and synaptic parameters are defined. These includes the number of local synapses assigned to each virtual layer, with their related starting addresses in the SNRAM, in which it is possible to find the synaptic weight related to the synapses of that specific layer. There are specific addresses for global and neural parameters too. For example, in B.1, line 28, SYN_ADDR0 refers to the address of the first synaptic weight of the main layer V0 and since there are three synapses in this case for each layer, the next pointer position of course will start three position ahead. After that, also the seeds addresses are set. Then there are several constant definitions, but some of them need an explanation since they represent the core of the computation.

Constant potential	Numeric value $[10^{-5}V]$	Hexadecimal value
V_{REST}	-7000	FFFFE4A8
V_{THRES}	-5500	FFFFEA84
V_{DEPOL}	-8000	FFFFE0C0
V _{ACT}	+1000	00001771

 Table 1.2:
 Fundamental values of membrane potential

In Table 1.2 are reported respectively: the resting potential, which is the potential to which the membrane decay tends if no spikes occurs, then the threshold potential after which the neuron fires a spike. V_{ACT} is the depolarization potential, while V_{ACT} is the activation level. Another important value that will be used is the Processing Element Identifier (PEID).

3. Then, the .*CODE* part starts. In this section the main core of the algorithm is performed: it is composed by few initial subroutines utilized to initialize some parameters in the array, the initial noise and then the main loop is executed. This latter, is in charge of computing the algorithm for each virtual layer: at the beginning, the neural parameters are loaded, then the membrane decay calculation is performed. This computation is reported in Eq.1.11.

$$V'_{memb} = (V_{memb} - V_{REST})\tau_{dec} + V_{REST}$$
(1.11)

In this equation, τ_{dec} is the decay parameter, which is less but close to 1 and it determines how fast the membrane potential reaches the resting value. Another

important equation is the following:

$$V''_{memb} = V'_{memb} + \sum_{k=0}^{n-1} s_k \cdot w_k \tag{1.12}$$

In Eq.1.12 the updating of the membrane potential is performed adding all the contributions coming from the pre-synaptic neurons: the parameter s_k can be either 0 or 1, in case there has been a pre-synaptic spike or not respectively. It is from this equation that the inner loop LOOPV comes from. Indeed, the algorithm analyze all the synaptic connections in each iteration of the virtual loop.

At the end of the inner loop, if the spike is detected (through the subroutine $DETECT_SPIKE$), the bit relative to the spike of that specific virtual layer is stored into the Less Significant Bit (LSB) of the accumulator, in order to go then in the output spike buffer that is shown in Figure 1.13. Finally, the values of the current virtual layer are stored with the subroutine $STORE_NEURON$ and the next layer is computed.

4. When the main loop ends its execution, the final part begins, in which the spike distribution it's performed. After that, all the computation starts again.

The assembly codes of Appendix B contain a part related to the global spike detection that is commented. Indeed, the true simulation with more than one boards has not been yet implemented for the present architecture version: in this work, only a MC node will be present and it will communicate with itself in a ring topology communication. So, basically, all information will run from the output to the input of the same chip in a loop mode, as it will be described better in next chapters. A first simulation example of the LIF model is reported in Figure 1.19.



Figure 1.19: Leaky Integrate-and-Fire (LIF) model simulation

In the simulation the register R2 (where the membrane potential is stored) of a specific neuron is reported: it is highlighted how the neuron fires a spike each time the threshold is reached. After that the membrane potential is reset to V_{REST} value (as shown by the cursor in Figure 1.19) and furthermore each time it doesn't receives an input spike, the value of the potential slowly decreases toward the resting potential, as described in Eq.1.11.

1.7 Design flow

In this section the basic steps by means of which all the simulations have been performed are briefly explained. In order to set up all the support necessary to run the neural algorithm described in Section 1.6, it is important to build all the Memory Initialization Files and to generate the machine code utilized by the CU. The first thing to do, it's choosing the algorithm ASM file to run, like the LIF one of previous section. Then, the user needs to define the netlist of synaptic connections that will be used. In Appendix C three possible configurations are reported. Also it is important to underline that in particular files (*neuron.csv*) it is possible to set the initial values for membrane potentials (in order to make a neuron to spike immediatly, to start the simulation), in which also the correct addresses of the SNRAM need to be set (like in the ASM file of Appendix B).

In Figure 1.20 the operating principle of the netlist file reported in Appendix C.1 is graphically explained, by means of a 4x4 PE-array configuration: there are three important columns related to the numbers of *row*, *column* and *virtual layer* of a presynaptic neuron and at the same row position on the right, it is possible to set the three same parameters of the postsynaptic neuron. So, basically these lines are used to establish the connections between different neurons. Other important parameters are the specific synapses chosen for that particular link (labeled as ph) and the synaptic weight, which can be either positive (excitatory) or negative (inhibitory). In the figure is also described how much the membrane potential needs to be incremented in order to reach the threshold. The behaviour of this configuration proposed is shown in the simulation result reported in Figure 1.21.

In Appendix C.2 and C.3 other two examples that will be used are reported. In the former, an oscillator has been implemented, which involves all PEs/neurons of the 4x4 array: each PE of a row causes the next one (of the same row) to fire and so on until the last neuron of a row has been reached. At that point, the first PE of the next row is lead to fire and the chain continues in this way, until it starts again from the first row and column positions. The example in Appendix C.3 is similar, but this time one neuron in a certain position and that belong to a specific virtual layer excites the neuron in the same array position of the next virtual layer, in order to let it fire.

Therefore, by means of *bash* and *Python* scripts developed by the research group, the *.asm* file is used to create the *.mif* file for the IMEM, while the *neuron.csv* and *netlist.lst* files are converted in *.mif* ones for the local memories (to decode addresses of synapses) and for the SNRAMs (synaptic and neural parameters) of each PE. The *.mif* files contain the memory initial data for the simulation.





Figure 1.20: Delay line example [19]





Figure 1.21: Delay line simulation

Chapter 2 Monitoring implementation

In this chapter all hardware support for the monitoring system that has been implemented is reported and explained. First of all, the changes brought to the Control Unit will be described, then a section will be dedicated to the PE-array that is in charge of loading all information required and of propagating them until they reach the transmission modules. Then, specific sections will be devoted to the transmission parts of both single and multi-board versions of the architecture. All changes made to the sequencer are discussed in the AER section, since they are related to this latter.

Finally, the logic synthesis and implementation works and results will be covered and analyzed.

2.1 Software and Algorithm

As it was described in Chapter 1, the ISA of HEENS architecture is reported in Appendix A. Some of these instructions have been exploited and particularly an instruction *STOREB* (coming from the previous SNAVA implementation [1]) had already been created before this work started: this instruction basically tells each PE to perform a special movement, from the accumulator($R\theta$) to the output monitoring buffer, which is illustrated in Figure 1.13.

Indeed, the aim of this thesis work is to collect and to transmit a specific information required by the user and this data, related to a particular neuron, is usually stored in the register bank while the neuron is being processed during a loop iteration. So, the first useful action is to move this needed information from a specific register to the accumulator and then from the accumulator to the monitoring output buffer. For this reason, a macro called *MONIT* has been created: as it is shown in Appendix A, this macro must be followed by a register number (that the user wants to monitor) and then it will be decomposed by the assembler compiler in two instructions. The first is a movement operation from the interested register to the accumulator and the second

is the already mentioned above *STOREB* instruction. The research group created an ad-hoc compiler written in Python and a little part of it was modified in this work, in order to accomplish the goal of handling this new macro.

It is also possible to load a value from the internal SNRAM of each PE to the accumulator and then to transfer it up to the monitoring buffer. The procedure in this case it is quite different: first of all, there is a register in the PE that is used as a pointer to the SNRAM (as it is shown in Figure 1.13), so, it is necessary to load in this register the address of the value the user wants to monitor and for this purpose the instruction LOADBP can be used, as reported in Appendix A. The addresses values can be taken directly from the sequencer, in which some important constants are stored in order to ease the extraction of recurrently used memory pointers.

Then, LOADSN can be exploited to load the pointed location of the SNRAM into the accumulator. As it is described in the Appendix A, this instruction load two values at the same time to R0 (accumulator) and to R1. Indeed, in the subroutine $LOAD_NEURON$ of the algorithm (Appendix B.1), LOADSN is used to load at the same time neural parameters to R1 and to the accumulator.

In Appendix B.3, the algorithm used to test the monitoring instruction is reported. As it is shown, a specific address is loaded in the SNRAM pointer, which is the one of the Processing Element Identifier (PEID) data: this will be used for debugging purpose, in order to verify that each PE sends the correct information and to check how it travels through the path that will lead it to the transmission modules. Furthermore, this information is moved from the accumulator to R3 (by means of a *MOVR* instruction), in order to launch a proper monitoring instruction next, that will involve the register R3 itself.

It is necessary to underline that, in this case, the monitoring is launched at the end of each virtual neuron loop, in order to not corrupt values of important registers (like R0) before the neural algorithm starts. Another way could be to place the monitoring before the core of the algorithm starts.

2.2 PE-array

The strategy applied to propagate the monitoring information is very similar to the one applied for the spike distribution. As it was mentioned in Section 1.4.1, the monitoring operations (propagation through the array, transmission) need to be performed in parallel with the normal execution, so after the *STOREB* instruction is executed, all the information extracted from each PE will be propagated and then transmitted, while the sequencer (and the rest of the array) will continue to perform its normal operations.

2.2.1 Hardware structure

In Figure 2.1, a 4x4 configuration is reported, in order to explain the basic principles of the monitoring propagation through the array: this task is performed by means of pipeline (like spike distribution), which means that only one row will be loaded to the final transmitter module at the top of the array in each clock cycle. In the figure the yellow rectangles represent in a simple way pipeline registers that load and propagate monitoring data.

This choice derives from the fact that the array, at the current implementation, can reach a 13x13 number of PEs and the architecture supports up to 16x16 cores, so loading all monitoring information in one clock cycle would lead to problems for the final hardware implementation, due to routing issues. Furthermore, the final transmission part (AER modules) needs to send one 16-bit data at time and therefore, while a specific row is being transmitted to the serial bus, the other rows can climb the array and finally be loaded for the final transmission.

In order to accomplish this task, a specific FSM in the top module of the PE-array has been created, in order to handle the propagation of monitoring data through the pipeline registers of the array. In this stage, each row of data, composed by $[size_x] \times [16 - bit]$ monitoring information, is loaded inside a monitoring FIFO (as it is described in Section 2.4): it means that the FSM has to stop the propagation of the other rows until all monitoring data of the top row are loaded inside the FIFO. This strategy has the disadvantage of taking exactly NxN clock cycles before all data are loaded inside the monitoring FIFO: if another *STOREB* is executed immediately after a first one, the sequencer needs to stop the execution of the algorithm, since the new instruction would overwrite the previous monitoring data before they reach the final AER module. Furthermore, this strategy does not fully exploit the greater operative frequency of the AER part, which is double the PE-array clock frequency.

Anyway, implemented in this way, the architecture is a good first attempt, since it has an easy structure and does not require too much hardware and control logic. In order to improve performances, an upgraded version will be discussed in Chapter 3.

The schematic of the monitoring controller in the top module of the PE-array is reported in Figure 2.2.

Some signals of the figure will be explained in next sections. For now, the important flag are the *block_monit* signal, which tells the PE-array controller to stop the propagation of monitoring data, and the *next_row* flag (*en_monit_x* for each PE), which is an output from the controller.

In Figure 2.3 the main parts that are involved in monitoring operations are illustrated as example. In this case, two PEs that belong to the same column but to consecutive rows are reported: each PE receives from the sequencer the *Opcode* field of the instruction (together with other data that are not present in the figure), from which it generates a flag that is used as enable signal for the monitoring buffer. In this phase



Figure 2.1: Four by four PE-array configuration

the en_monit_tx is set to '0', as it will be soon described, so the input of the buffer is taken from the accumulator. Then, when en_monit_tx goes to '1', input from the lower PE is loaded and the enable is still high (due to the or logic gate), which means that the propagation is being carried on. A Timing Diagram (TD), that shows all significant phases of the monitoring controller is reported in Figure 2.4.

The signals involved in this diagram are all synchronous, which means that they



Figure 2.2: Monitoring controller of the PE-array

come from a previous sequential element and maybe some logic, so they change with a variable delay after the rising clock edge. In the diagram this delay is a little fixed time interval for simplicity.

The signal *Pe_count_monit* is a counter, while *monit_out* represents the top row of monitoring data, so the output of the PE-array that will be loaded inside the monitoring FIFO of the AER module. There are some interesting occurrences that is worth mentioning:

- 1. At the beginning, a reset signal is set and the FSM goes to its *idle* state, in order to initialize some values, like for example the counter to the actual number of rows of the array. Then the state machine remains in that state until *en_monit* is set to '1'. This latter signal comes directly from the sequencer as it will be explained later and it is set in the execution stage of the *STOREB* instruction.
- 2. Then comes the *start* state: the signal *next_row_monit_aux* goes to '1' and, since the *block_monit* is still not set by the AER module, the *next_row_monit*



Figure 2.3: Structure dedicated to monitoring operations in the PE

can be set '1'as well. This latter, is the final en_monit_tx that allows each PE to load the input monitoring value from the lower PE. So, for example at the beginning the top output row (*monit_out*, Figure 2.1) samples the first row of the array (y - 1).



Figure 2.4: Timing Diagram of the PE-array monitoring controller

3. After that, *block_monit* goes to '1' and the FSM proceeds to the yellow coloured state *wait*, which is needed to stop the propagation of the other rows of monitoring data, in order to allow loading of any data belonging to the current output line into the AER FIFO. It is important to say that this state machine presents a *Mealy* behaviour: the output *next_row_monit* is in AND with *block_monit*, since if a new row is loaded at the output of the PE-array, the propagation of the other rows need to be stopped immediately. Therefore, waiting for another state would not respect the correct timing of the algorithm.

Anyway all signals are synchronous and no chains of *Mealy* FSM are present, therefore no timing problems are generated by the synthesis and implementation tools (Section 2.5).

- 4. After all data of a row have been loaded inside the monitoring FIFO, the AER module sets *block_monit* to '0' and the propagation can continue.
- 5. In the blue coloured *wait* state, it is implicitly shown that all rows of data have climbed the array and have been loaded inside the AER storage component. Finally, when the last row needs to be loaded ($Pe_count_monit = 0$), the FSM moves to the *idle* state again, in which the counter is reset and signals used to propagate the array are set to '0'. Anyway, the last row still needs to be loaded, so the AER module sends a block signal, in order to prevent the rest of architecture from starting another *STOREB*.

Finally, if another monitoring instruction is waiting, a specific combination of different flags coming from the AER modules, will unlock the sequencer, which

in turn will set *en_monit* to '1' again. These control actions are shown in next sections. In Figure 2.5 is reported the state diagram of the monitoring FSM just discussed.



Figure 2.5: Flowchart of the monitoring controller in the PE-array unit

2.2.2 VHDL and Simulation

In Figure 2.6 it is illustrated the structure hierarchy that is used to built the PE-array architecture by means of the Very High Speed Integrated Circuits Hardware Description Language (VHDL).

The source files of the architecture can be found in Appendix D.1, D.2 and D.3. In these sections, not all the lines of the VHDL files are reported, for simplicity and furthermore, it seemed more appropriate to show only the parts that are directly involved in the propagation of the monitoring data.

It is necessary to point out that at the beginning of each source file, two specific



Figure 2.6: VHDL structure of PE-array architecture

packages are loaded: *SNN_pkg* and *log_pkg*, in which there are present important constants/ parameters declarations and definitions and useful functions utilized in all the architecture. For example, in this architecture, the state of the main FSM machine of the sequencer, are referenced by names defined in the *SNN_pkg* (like *STOREB*) and, in this way, if the opcode field of an instruction changes, only the package file needs to be modified.

In Figure 2.7 a simulation performed on a 5x5 array is reported, for which the algorithm of Appendix B.2 with the monitoring instructions shown in B.3 has been launched. As it is shown, the *block_monit* signal for five clock cycles, in order to let the AER module load all monitoring data inside its FIFO and this is done five times, since in this case there are five rows. Since in the algorithm of Appendix B.3 there are two *STOREB* instruction separated by one clock cycle (the *MOVA* instruction of *MONIT* macro), the next rising edge of *en_monit* need to wait NxN clock cycles plus exactly four mores after the first one. The cause of this overhead is better explained in the next section, where the sequencer structure is described.

From the simulation, it is also possible to notice how all PEIDs (the information required by the assembly code) are loaded at the output of the array (*monit_out*). The clock frequency of the HEENS architecture is set to 125 MHz.

2.3 Multi-Board version

In this section the multi-board version will be explored in order to introduce and explain how the transmission of collected monitoring data through the AER-SRT modules

PE_ARRAY PE_ARRAY clk set	1	nnn	w	w	w	лл	mm	mm	······	uu
<pre>4 en_monit 4 block_monit 5 block_monit</pre>	1 0									
<pre>v next_row_monit_aux v next_row_monit v monit out</pre>	0	100041100031	100021		141./00	10034			100041100031100	
■ ↓ (4)	16'	0004	100021	100	44 44	10034	10024710	100147(00	10004/10003/100	100 X00
😐 🐟 (3)	16'	0003		(00	43	0033	0023	10013	0003	100
• 🔶 (2)	16'	0002		100	42	0032	0022	0012	0002	(OO
😐 🐟 (1)	16'	0001		100	41	0031	0021	10011	0001	100 X 00
i 📥 (0)	16'	0000		(00	40	10030	ľ 0020	L0010	10000	X OO
🛎 📰 🏶 👘 Now	00 ps	33900	000 ps	I I I I	11111	34000	000 ps	3410(0000 ps	11111
🔓 🎤 🤤 🛛 Cursor 1	100 ps		33924	000 ps			2320	00 ps		
🔓 🎤 🧧 👘 Cursor 2	00 ps								3415	6000 ps

Figure 2.7: Monitoring data propagation through a five by five PE-array

and serial communication bus is handled. A first picture of the VHDL structure is provided in Figure 2.8.

In this graphic representation, it is reported the $SNN_OneBoardTop$, which is the single-board version of the AER part that is described in Section 2.4. Then, for what concerns the multi-board version, there is the top module, ZynqKintexTop, which contains both the Master Chip ($Zynq_top$ and the regular Neuromorphic Chip ($HEENS_top$). As already mentioned in the previous chapter, in this work only the MC will be eploited, since the regular node has not already been completed by the research group.

The AER-SRT implementation has already been described in Section 1.5 and, from now on, all the changes that have been made on this architecture in order to support monitoring are described, included the sequencer since this part is strictly related to the reception and transmission operations. A simplified structure of the VHDL hierarchy is reported in Figure 2.9: here, it is underlined the clock frequency of the AER part, which is 250 MHz, while the clock of the HEENS part is set to 125 MHz.

2.3.1 Z_AER_interface

This is the PL (programmable logic) part of the PS-PL interface of the whole architecture. As already described in previous chapter, it communicates directly with the CU and the PE-array, in order to synchronize all the operations performed and controlled by the sequencer and transmission parts.

Basically, the interface receives as input all the monitoring data coming from a row of PEs and then it writes these values inside the the monitoring FIFO. This latter is



Figure 2.8: VHDL top structure of HEENS and AER architectures [19]

an Aurora IP created for this specific purpose and its characteristic are reported in Table 2.1. As is it shown, there is the AER clock (250 MHz) used to read data from the FIFO, an operation performed by the Z_AER_TX module, then the HEENS clock (125 MHz) used to write data inside of it.

Dimension and parallelism
Write Width: 16 bits
Write Depth: 1024 words
Read Width: 16 bits
Clock and Reset
Independent clocks (Block RAM)
Asynchronous reset
Flags
Empty, Almost Empty
Full, Almost Full

Table 2.1: Multi-board Monitoring FIFO IP



Figure 2.9: Simplified VHDL top structure of the Master Chip

In the interface, a specific controller has been designed to manage the writing into this FIFO and it communicates directly with the FSM in the PE-array, described in the previous section. The block diagram of this structure is reported in Figure 2.10.

The schematic reports only the main parts involved in monitoring operations. It is illustrated the row of monitoring data that goes to a multiplexer inside the interface module, then a specific controller sends a signal *monit_count* (which size depends on the number of data to count and so on the number of PEs in a row), that is in charge of selecting the proper input to load into the monitoring FIFO. There are some signals and data related to the reading of monitoring data from the FIFO, that are handled by the transmission module of AER (Z_AER_TX) , but this part is discussed in next section.

So, the controller of this module, needs to communicate with the FSM of the PE-array, in order to generate the block and the MUX selection signals. Furthermore, it has to set high the *write enable* flag of the monitoring FIFO, in order to load all data at the input. For these tasks, two dedicated Finite-State Machines have been created and their Timing Diagrams are reported in Figure 2.11.

The first upper TD regards the FSM that is in charge of controlling the blocking signal, in order to load all the monitoring data into the FIFO. It also manages the selection signal of the multiplexer in Figure 2.10, that picks the proper input at the right time. The problem of this operation, could arise if the monitoring FIFO is full, which would mean to wait before writing a new data or loading a new row to the





Figure 2.10: Schematic of the Z_AER_interface module

output of the PE-array. This particular circumstance is applied in some special cases in the diagram.

The second state machine set to one the write enable signal and it simply has to stop if the *full* flag is high. In this case the *wr_mon_en* signal is in *and* with the negation of the *full* flag for timing causes, which means, again, this is more a *Mealy* like machine, but as was explained in the previous section, it should not create problems.

1. At the beginning a *start_monit* signal (Section 2.2) is set to '1' by the array, which means that new data are coming for the monitoring FIFO, but also the full flag is high, and it maybe comes from the fact that previous data of the monitoring FIFO have not been read and transmitted yet by the TX module. That keeps the FSM stuck in the *full* state until a location gets free and it does not allow to write into the FIFO

The *monit_block* output signal is in *or* with the internal blocking one generated by the FSM and it prevents the array from loading a new row of monitoring data.



Figure 2.11: Timing Diagrams of the Z_AER_interface monitoring controller

- 2. At a certain clock cycle, the *full* flag goes down and the writing starts: a new row is loaded and the counting signal, that is the selection signal for the MUX, is incremented at each clock cycle. The counter keeps track of what element is being written into the FIFO.
- 3. Other occurrences of the *full* flag are explored in two interesting cases reported in the diagram, which are the end of a row loading and during the writing of a generic element (in this case the second to last data). What can be noticed from the TD, it's that in every *full* state, the *monit_block_i* signal maintains the last assumed value before entering this particular state: that's choice comes from the necessity of loading or not a new row exactly one clock cycle after the *monitFifoFULL_i* signal goes down (last data to load and a generic one respectively).
- 4. When the last row has been loaded, the PE-array set to zero the *start_monit* flag and both FSMs remain stuck (by means of the *monit_block_i*) before moving to the *idle* state, since all the elements of the last row obviously need to be loaded into the monitoring FIFO.

The VHDL file related to this module is reported in Appendix D.4. As usual, not all the hardware description of it is included for simplicity.

2.3.2 Z_AER_tx

The transmitter module of the AER architecture is the one in charge of assigning the right time slot to each control and data packets, in order to send it to the Aurora TX part, which in turn will serialize all information and will transmit them by means of the serial communication bus. The mechanism and the main packets were described in Section 1.5.2.

In order to transmit the monitoring information, other control and data packets have been added to the Table 1.1 and these changes are reported in Table 2.2. Similarly to the distribution phase, the monitoring packet includes a start information, to signal a chip that the specific information is coming, then the data and finally the finish control packet to signal the end of this phase.

Contol packet	Function
START MON	Monitoring phase
FINISH MON	

 Table 2.2:
 Monitoring packets of AER-SRT protocol

A picture that illustrates the timing of this packet, is reported in Figure 2.12, where the yellow slots refer to the monitoring information of each PE, of which the relative position in the array is specified.



Figure 2.12: Timing of the monitoring distribution

So, the first thing was to add specific packet identifiers in order to build the control packets that will be recognized by the reception part. In Figure 2.13 it is possible to analyze the composition of these packets: the length of transmitted data is 16 bits, so the MSB field signals whether is a control packet (active low) or not, then four bits are dedicated to identify the type of if. There is an unused field that will be exploited in next chapter, while the last part is related to identify from which chip the information comes from (there are 2^7 possible nodes to identify).

It is also important to mention, that the following monitoring data packet does not include (as the other data does) the first *DATA_head* bit (active high): this is due to the fact that all 16 bits of this information are needed, so the MSB cannot be wasted for a control flag. Basically, the RX module of each chip is in charge of realizing that

Start Mon pa	acket:
--------------	--------

CNTRL_head	START_MON_head	Unused section	CHID_ID
(1 bit)	(4 bits)	(4 bits)	(7 bits)

Finish Mon packet:

CNTRL_head	EO_MON_head	Unused section	CHID_ID
(1 bit)	(4 bits)	(4 bits)	(7 bits)

Figure 2.13: Structures of monitoring packets

all information received after the *START_mon* packet are monitoring data, by means of a counter and a special flag. This will be discussed in the next section.

After that, new features have been added to this transmission block. In Figure 1.18, the main structure of it is illustrated and its new characteristics are reported in the block diagram of Figure 2.14.

The main Finite-State Machine activates each smaller FSM dedicated to the particular packet that is being transmitted. In the schematic, all components and signals involved in the monitoring phases are reported. As it is shown, the data FSM interacts with the AER interface, while the main state machine interacts with the sequencer, in order to receive the signal that starts the monitoring phase and to transmit two semaphore flags that will be explained in the dedicated section of the CU.

The outputs of the final MUX are: the data to transmit and a flag (tx_src_rdy) that signals the Aurora TX module that the data is ready to be transmitted. The Aurora TX side responds with another flag $(ready_tx)$, in order to advice when the bus is able to transmit a data.

The bypass FIFO is also exploited in these operations and to understand why, let's have a look on the specific monitoring section of the main FSM algorithm in Figure 2.15. The flowchart starts with the *IDLE* state, in which the transmitter module waits until the execution phase of the HEENS is over in order to start the synchronization phase (TX_SYNC_1). In this state the idle packet is sent to the bus, in order to keep the ring active.

Since the monitoring operations and transmission need to be performed in parallel with the normal execution phase of the main neural algorithm, in the *IDLE* state has been created a branch dedicated to this task, that starts when the *en_monit_in* signal is set to one by the sequencer. The main stages of this process are listed below.

1. The *START_MON* phase starts, in which the enable signal for the FSM of the start packet is set to '1', the proper MUX selection is chosen and also the *monit_busy* signal is set high. This latter is a semaphore for the sequencer, that stops it in case another monitoring instruction is fetched from the IMEM and it is going to be high until the finish packet is transmitted.



Figure 2.14: Schematic of the Z_AER_tx module

For each state there are special flags that signal the end of that specific transmission, like sm_done for the start stage. Each FSM generates these signals to let the main state machine move on.

2. Then the monitoring data of the chip are transmitted. Again, the enable flag for the relative FSM is set high and the multiplexer selection signal changes, in order to pick the right inputs. In this case a specific combination of signals and the



Figure 2.15: Flowchart of the monitoring phase of the main Finite-State Machine in the Z_AER_tx module

empty flag of the monitoring FIFO are necessary to finish the transmission.

The final *FINISH_MON* state has the same behaviour of the start state.

- 3. After that, all monitoring information coming from the other chips need to be retransmitted to the rest of the network and. for this reason, data from bypass FIFO need to be picked and sent to the serial communication bus: the receiver module of AER writes these kind of data to the bypass and counts how many packets have been received. When a fixed number is reached, it will set AER_eo_Mon high and the TX main state machine will move to the last state.
- 4. In the final stage, even if the proper number of monitoring packet have been received, maybe the chip has to retransmit them to the ring (if it's a NC), so the main state machine must wait until the bypass FIFO is empty. This concept will be explored better in the RX module.

Finally, a last check is done, in order to verify if another monitoring instruction has been launched by the sequencer.

The flowchart of the $START_MON$ FSM is reported in Figure 2.16. It is important to underline that in the TX module, the output tx_src_rdy signal is active low, and so also the valid signals will have this characteristic.

Anyway, this FSM has a simple behaviour: if the sm_done flag is high, then the valid signal is set low, but the final tx_src_rdy gets low only if the bus is ready to transmit ($ready_tx = '1'$). If the transmission is successful, the sm_done is set high to signal that the start monitoring packet has been transmitted. The *FINISH_MON* state machine works in the same way, so it will not be analyzed.

The FSM that handles the transmission of monitoring data is analyzed through a TD, since it presents some occurrences that need to be studied. The diagram is reported in Figure 2.17 and as usual some interesting eventualities are examined below.

- 1. In order to start the transmission the FSM must be enabled by the main TX controller, the bus needs to be ready to transmit and the monitoring FIFO has to contain data ($en_monit = '1'$, $ready_tx = '1'$ and the FIFO empty flag to '0' respectively). In this example, at the first tentative to start, the FIFO is empty because maybe the rest of the architecture has not loaded data into it yet. Then, when it is not empty anymore, the monitoring FIFO is read and transmission starts.
- 2. Immediately after, an example of the possible behaviour in case an empty flag is raised is depicted. The last data is transmitted correctly, but the FSM moves to an *EMPTY* state and then back to *IDLE*, until the FIFO obtains some new data to send.



Figure 2.16: Flowchart of the *START_MON* Finite-State Machine in Z_AER_tx module

3. Then, another eventuality is examined, that is when the *ready_tx* signal goes down and so the bus is not ready anymore to transmit, in the middle of a monitoring transmission operation: in this case, the *EMPTY* state is reached but then a waiting state starts.

When the Aurora TX side gets ready again, the last data that was not transmitted because of the bus, is now sent and then the transmission continues normally. The only problem is that the *valid* flag of the monitoring is not zero anymore (active low), since this component asserts this signal only for one clock cycle. So, another signal *wait_docc_mn* is set low to signal that the source data is ready to be transmitted.

4. Finally, when the last data of the last PE is sent, the state machine goes back



Figure 2.17: Timing Diagram of the monitoring data packet FSM

to IDLE state. At this point both signals mn_oip and mn_oip1 are low, the monitoring FIFO is empty, which means that the monitoring controller has finished to transmit and the main state machine can move on.

The signals mn_{oip} and mn_{oip1} need to not let the main TX controller move on the next state (*FINISH_MON*), in case the monitoring FIFO gets temporally empty, or maybe at the beginning if the data have not been loaded yet. Only if the monitoring state machine goes back to the *IDLE* state and the FIFO remains empty for some clock cycles, the main controller is allowed to go on.

A person could argue on the fact that for any reason, the AER interface module could get blocked for a while in the middle of the monitoring transmission and so, the main TX state machine would wrongly move on. That is an almost impossible eventuality since once the loading of monitoring data (performed by the interface module) starts, there should not be interrupts. Anyway, this improbable issue is fixed in the upgraded version of the next chapter.

The bypass controller is very similar, so it won't be examined. The monitoring state machine can be found in the Appendix D.5, together with all the other controllers and components that have been described so far regarding the Z_AER_tx module. Not

all the controllers of it have been included for simplicity and also because they are not relevant in this explanation.

2.3.3 Z_AER_rx

This is the last modified module of the AER architecture. Before analyzing it, a couple of important issue need to be explained. The only main difference between a Master Chip and a Neuromorphic Chip in the monitoring implementation, regards their actions after this kind of information is received by the relative modules: the MC has to store all these data inside a specific FIFO, called *SinkFIFO*, of which information are summarized in Table 2.3. The MC needs to store as many monitoring packets as there are chips in the ring, considering that it will also receive its own packet that it sent previously.

Dimension and parallelism
Write Width: 16 bits
Write Depth: 1024 words
Read Width: 32 bits
Clock and Reset
Common clock (Block RAM)
Asynchronous reset
Flags
Empty, Almost Empty
Full, Almost Full

Table 2.3: Sink FIFO IP

As is it shown in the table, this specific FIFO is characterized by a 32-bit read width: this component is read by the PS-interface (ARM processor) and this latter works with a parallelism of 32 bits precisely, so this word width is required. Furthermore, in this case a common clock for reading and writing has been chosen, since the PS module is not ready yet and the clock frequency is not determined. Therefore, for now, both operations are performed at the same operative frequency. Anyway, another *SinkFifo* component with two different clocks was created for every eventuality.

The regular NC node has not this latter FIFO: indeed, what it is supposed to do when monitoring data are received, is to load them into the bypass FIFO and to retransmit them to the ring. It has to wait for a number of packets equal to its relative position after the MC. So, for example, the second NC after the master one has to receive and to transmit again two monitoring packets. These concepts are illustrated in Figure 2.18.

In the figure, the red line refers to the links of serial bus, but in this case they



Figure 2.18: Monitoring procedure in a multi-board network topology

are related to the monitoring transmission. Indeed, inside each chip only the path that transfer this latter information is underlined in the schematic. For simplicity, the monitoring FIFO and its relative links are not reported.

It is shown that each NC does not present a SinkFifo and it sends the received data directly to the AER transmitter. It is underlined for each chip how many packets it has to wait. The Master Chip (MC) stops for a number of packets equal to the ring size (n+1) and stores directly them in the SinkFifo.

This presented so far, it is how normally the network should behave. Since in this work the NC has not been used , only one MC has been adopted and, following the procedure explained above, it should wait only for its own monitoring data and move on. In order to verify the correct behaviour of the regular NC, in this project both properties of the two kind of chips has been implemented in the MC. This feature is shown in Figure 2.19.

The picture shows that MC writes i times the received monitoring packet in the bypass FIFO, in order to emulate the behaviour of the last NC in a i + 1 network topology. Then, it will write in parallel the data into the *SinkFifo*, which is the regular behaviour of a MC in a network of the same size (i + 1). Each time the bypass FIFO receives a packet, it transmit it again to the serial communication, by means of the TX_MON2 and TX_MON2_WAIT states of the TX module in Figure 2.15. So, basically the monitoring data travel in a loop for fixed number of times, that can be determined by setting a parameter i (that is MON_SIZE) in the VHDL package.

In Figure 2.20, the block diagram of the receiver is reported, where, as usual, the main blocks involved in monitoring operations are illustrated. As it is shown, the data received by the Aurora core are forwarded to several FIFOs, among which there are the *Bypass* and the *Sink* FIFOs. Two flags are received too from the Aurora RX side: the first, rx_src_rdy , indicates when source data is valid and it is used by the decoder. This latter is in charge of detecting all packets used in this protocol. The *channel up* flag reports the status of the channel to the FSMs of the module, like the *ready_tx* of the transmitter side.


Figure 2.19: Monitoring procedure with a single MC in the ring



Figure 2.20: Schematic of the Z_AER_rx module

Basically this controller has to set in a proper way the write enable flags of *SinkFifo* and of the *BypassFIFO* and it sets also the *AER_eo_Mon* flag to indicate that the correct number of monitoring packets have been received. The flowchart of this controller is reported in Figure 2.21.

Apart from the IDLE(reset) state, the others are needed to set the output signals in a proper way, in order to write either in both FIFOs (sink and bypass), or only in the *Sink* one or finally in none of them (when the *finish* monitoring packet is detected).



Figure 2.21: Flowchart of the monitoring controller in the Z_AER_rx module

The flag MON_SIZE is used to distinguish between the first two possible situations and it represents the number of virtual nodes of the ring (the equivalent of parameter *i* in Figure 2.19). It can be set in the SNN_pkg VHDL file. The meaning of these signals is explained in the schematic of Figure 2.22.

Basically, the f_wr_o write enable flag of the bypass FIFO is set to '0' if the conditions in the TD are true, which are related to the fact that data must not to be loaded anymore in this latter FIFO. These other input of the OR gate in the figure are not reported for simplicity. The only thing to say is that the bypass FIFO is used in other phases too, so the other conditions, set by the creator of the module, were already present and those had not to conflict with monitoring ones.

The $finish_mon_dt$ is used to signal when the right number of data have been



Figure 2.22: Data path of the monitoring controller in the Z_AER_rx module

received $(size_x \cdot size_y \text{ data coming from all the PEs of a chip})$, which is necessary since monitoring data exploits all bits available for the communication, so the receiver cannot distinguish between a control or a data packet. Therefore, after the $START_MON$ is detected, the flags en_Mon is set to '1', which causes the receiver to treat all following received packets as data, regardless of the value the MSB has.

Only when $finish_mon_dt$ is high, the $FINISH_MON$ packet can be detected and the en_Mon and is set to zero again. The signal $data_valid_c$ (active high) indicates when the data received is a valid and it has to be high to increment the data counter of to set the $finish_mon_dt$ flag. All VHDL source files regarding these components and controllers of the receiver related to monitoring operations are reported in Appendix D.6.

2.3.4 Sequencer

This is the last module that will be discussed in this chapter. As already mentioned in the introduction, HEENS is a Harvard architecture and so a specific Instruction Memory is present in order to store all the instructions needed to perform the algorithm and other important functions. The instruction is performed in four pipelined stages, which are FETCH, DECODE, EXECUTION and WRITE BACK.

In this first version of the monitoring implementation, the sequencer needs to stop the execution of the algorithm in two particular situations because of the monitoring phase: the first one is when a *STOREB* instruction is fetched and either the propagation or distribution of a previous one have not been completed yet. The second time the algorithm is stopped, is when the execution stage (that is performed in parallel to the monitoring operations) ends and the spike distribution phase needs to start. Indeed, since the serial communication bus exploited to distribute data is the same, the architecture is not allowed to start distributing spikes if monitoring data are still travelling around the ring.

In Figure 2.23 a simplified schematic of the CU and the synchronization signals involved in the monitoring operations are presented. Signals from the AER modules have been generated with a higher clock frequency respect to the *HEENS_clk*, so they need to be synchronized. For this task, specific components formed by a cascade of three flip flops are exploited, in order to prevent the signal from going in a *metastable* state and the opposite situation, regarding the *en_monit* signal, is handled as well. The schematic of these components is reported in Figure 2.24.



Figure 2.23: Control unit and monitoring signals

The idea behind this synchronization signals, is to emulate the semaphores concept used in operating systems, but in an hardware fashion: basically, lock and unlock actions will be performed by some components in the sequencer, in order to understand if this latter is allowed to move on or stop the execution of the algorithm. This idea is illustrated in Figure 2.25.



Figure 2.24: Schematic of the *clock synchronizer* component



Figure 2.25: Monitoring states of the main FSM in the sequencer unit

Let's analyze the case in which a *STOREB* instruction is fetched. Like a semaphore, a flag *wait_mon* is checked and if it's free (equal to zero), the instruction can be decoded. In the *S_STOREB* state of the main controller in the sequencer, the output *en_monit* is set high and delayed by one clock cycle, in order to make it coincide with the execution phase of the pipeline stages. Then another flag *start_mon* is set to '1' and this latter activates a small FSM, that is in charge of "blocking" the semaphore, by means of setting to one *wait_mon*. Then, if another *STOREB* is fetched from the IMEM, it would find the blocking signal high and thus, the state machine would move

in a waiting state.

The only way to leave this condition, is through the Z_AER_tx module, that, after it has transmitted the monitoring data of its own chip, will set the *busy_monit* signal to zero again (Section 2.3.2) and this will let the *resume_mon* flag go to one for one clock cycle, like a pulse. This will free the semaphore, so *wait_mon* will go back to zero and the blocked *STOREB* will proceed to the decode stage.

A similar procedure is performed by the second semaphore, that is in charge of controlling if the algorithm is trying to move towards the spike distribution phase before the whole transmission of monitoring data has been completed. There are only two differences: the first, is related to the fact that the *wait_bp* flag is set automatically to one (which means that this semaphore gets locked), after a *STOREB* instruction is decoded.

The second regards the release of the semaphore when the *wait_mon* flag is checked again, in order to verify if another monitoring instruction was previously launched. Indeed, if all the information of the previous chips have been received (and transmitted again in case of a NC), the AER TX module would lead to the release of the second semaphore and the spike distribution would wrongly start, even if another *STOREB* was launched. Instead, by checking again the first semaphore (*wait_mon*), the sequencer would stop and wait until the newest monitoring distribution ends.



Figure 2.26: Timing Diagram of the semaphores FSM

The TD of the FSM inside the sequencer that manages the two semaphores, is reported in Figure 2.26. When *start_mon* goes to '1', both semaphores get locked. After that, If the *resume_mon* is set high, the first semaphore (regarding the blocking of another *STOREB*) is released. Then, another same instruction is decoded (*start_mon* goes to '1' again) and so both semaphores are locked again.

At this point, even if all first monitoring data has been received and transmitted by the *Sink/Bypass* FIFO (depending if it's a NC or a MC), the *resume_monBp* is ignored, since the FSM is stuck in the *blocked* state again. Then, if *resume_mon* and *resume_monBp* are set to zero in this order, both semaphores can be released and the FSM goes back to the *idle* state.

The VHDL source files of these blocks and components in the sequencer are not reported for simplicity, since, apart from the latter simple controller, all other changes that have been made to support this semaphores procedures (like the two waiting states of the main state machine) are small and punctual, but several and scattered throughout the architecture.

2.3.5 Simulation

In this section, all relevant modules and their actions described so far are verified through simulation. For this task the *QuestaSim Advanced Simulator* is exploited.

In these simulations, the algorithm of Appendix B.2 with the monitoring instructions of B.3 and so the netlist of Appendix C.3 are used. A five by five PE-array is utilized. The behaviour of this configuration is reported in Figure 2.27.



Figure 2.27: Simulation of the LIF algorithm with a 5x5 oscillator configuration and virtualization

As it is underlined by the *phase_state* signal, the *configuration* phase lasts more or less 0.1ms, during which the AER TX module goes through the *IDLE* and *DATACONF* transmission states. After that, executions stages and distribution phases are performed

by the architecture. The spike display shows the only PE involved in this simulation and the first index on the left, refers to the virtual level. So, as it was explained in Section 1.7, a neuron excites the one of the same PE but that belongs to the following virtual level, which creates this oscillation behavior showed in the snapshot. Basically, the eight neurons associated with the PE at row 0 and column 0 are connected forming a ring oscillator.

• Monitoring packets

In Figure 2.13, the structure of the monitoring control packets is shown and, starting from those, it is possible to predict the precise values they are going to have for this simulation. The $START_MONITORING$ is going to assume the hexadecimal value of "5B01" (b"010110110000001"), which corresponds to: one MSB for the control head "0", four bits related to the monitoring start packet identifier "1011", then four unused bits set to "0110" and finally the identifier of the chip "0000001" (it is the only chip present in this version).

Then all the information coming from the PEs are transmitted, which represent the real monitoring data. In the algorithm reported in Appendix B.3, as it was explained in Section 2.1, it is clear that the PEID of each PE is loaded into the accumulator, then moved in the R3 register, and then two monitoring instruction are performed. So, basically all the PEIDs will be transmitted as monitored information, in order to check the correct behaviour of the system. Following the order of the information transmitted that is illustrated in Figure 2.12, monitoring data will be: h"0040", that is the identifier of the PE at the first row (n°4) and first column (n°0), then h"0041" that belongs the the first row and second column and so on. The final transmitted data will be h"0000", h"0001",..., h"0004", which represent all the information coming from the first row (n°0).

After the monitoring data packet, the $FINISH_MON$ control information is transmitted. It differs from the start one only for the four bits related to the packet identifier, that in this case are: b"1100". So, it is represented by the hexadecimal value of "6301" (b"0110001100000001").

• Z_AER_interface

Let's visualize the behaviour of the interface module, in order to verify the algorithms designed.

In Figure 2.28, a debug signal *MonitFullFifo_deb* has been inserted to check if the *full* condition of the FIFO at the beginning of these stages is correctly handled, since the monitoring FIFO does not get full in these simulations. It can be noticed that the blocking signal is correctly set high each time a new row of monitoring data is loaded from the PE-array and monitoring data are all loaded into the FIFO.

Monitoring implementation

- Za	er_interface_i						
7	HEENS_CIK	0	100000000000000000000000000000000000000				
1	start monit	0					المراجعي المحاد المحادث
2	monit block i	0					
1	monit block	0					المراجعية ا
-	MonitFifoFull deb	0					
1	MonitFifoFull I	0					
1	monit count	3'h4	0 11		111111111111		
1	din_monitfifo	16'	0000 1111				
4	monit_data_in	{16'	{0000} {0000} {0000 [{004	4 \ {0034 \ {0024	[{0014] {0004} {0003} {0002} {	0001} {000 \ {0044 \ {0034 \ {0024	4 <u>) {0014) {0004} {0003} {0002</u> (0001) {
4	monit_data_in(4)	16'	0000 10044	0034 0024	10014 10004	(0044 (0034 (0024	10014 10004
4	monit_data_in(3)	16'	0000 10043	3 (0033 (0023	10013 10003	(0043 (0033 (0023	X0013 X0003
4	monit_data_in(2)	16'	0000 10042	2 0032 0022	0012 0002	(0042 (0032 (0022	10012 10002
4	monit_data_in(1)	16	0000 10041	. (0031 (0021	10011 10001	(0041 (0031 (0021	10011 10001
4	monit_data_in(0)	16'	0000 10040	0030 (0020	10010 10000	(0040 (0030 (0020	10010 10000
4	HEENS_clk	0		nnnnnnnn			առուսուսուսուսուսուսուսուս
4	reset	0					
*	mon_state	mon	mon_IDLE 1 mon	WRITE	1 mon_IDLE	X mon_WRITE	(mon_IDLE
4	start_monit	0					<u>المار المتاريخية المسالم</u>
2	wr_mon_en	0					<u>المحمد المحمد المحم</u>
1	wr_monitlifo	0					
	MonitFifoData i	16'	0000	<u>_n _m _m _m</u>	<u> 111 111 111 111 110004</u>		
	Now	00 ps	121800000 ps		122000000 ps	122200000 ps	1224 <mark>00000 p</mark>
•	Cursor 1	00 ps	121812000 ps				
/ 6	Cursor 2	100 ps					122392000 ps

Figure 2.28: Simulation of the Z_AER_interface

• Z_AER_tx

In Figure 2.29 relevant monitoring phases of the transmitter module are captured. The important thing to notice is the transmission of the t_d_mn data, in the upper part and the states of the three different FSMs involved in the TX unit (related to the *start*, *data* and *finish* monitoring packets). After the *en_monit_in* signal is set to one by the sequencer (it is high for two clock cycles since the AER clock period is the half of to the HEENS one), the start monitoring packet is sent with the expected hexadecimal value of "5B01".

Then, all the PEIDs are sent (starting from "0040" to "0004"), by means of the monitoring data packet controller and finally the *finish mon* packet is sent ("h6301"). It is important to underline that the output signal $tx_src_rdy_n_o$ is in charge of telling the Aurora TX module, when the data is ready to be transmitted. As it is shown in the simulation, this latter is set to zero (it is active low) each time the correct data is transmitted by the AER tx module.

In Figure 2.30, the final phases of the transmission are reported: for this simulation, the MON_SIZE parameter, that indicates basically how many time the monitoring data have to travel in a loop in the AER bus, is set to '2'. Therefore, the transmitter module sends the data of the chip, which are then received and written into both Sink and Bypass FIFOs. In this way the Bypass phase of the monitoring transmission is performed once. Finally, when these information are received for the second time, the receiver writes them into the Sink FIFO and the transmission phase ends, by means of the AER_eo_Mon that is set to one (for one clock cycle).

So, what is reported in the figure, represents this very last bypass stage

Monitoring implementation

ZAER_TX	1 0	ww	mm	лл	un	лл	w	лл	nuin	nn		wn	riti	un.	nır	un.		un		лл		ww	m	лл	m	nnn	ſſ
tready_tx tx_state tc_d_0 tc_src_rdy_n_o tc_dst_rdy_n_i monit_busy_int	1 TX_MON2 16'h0032 0 0 0	<u>[TK_ST</u>] 2]5801	(TX_MON1 10000		(0041		[]0044			0032		10020)_)00	023	11	(0011		1 (0014			0002	1 10	004	TX_FINI (6301	(TX_MON) 10782)	
en_monit_up_mit en_monit_in tx_src_rdy_n_mr	1 0 1 1														, ,												
 tx_d_mn mn_state MonFito_rd_en MonFito_rd_out mn_oip 	16'h0004 mn_IDLE 0 0 0	0000 mn_IDLE					<u>(0044</u>		((mn_RE			10020 RE 1		<u>1 100</u> nn_RE		II. Jmn_R			0014		(IC (mn_RE		1 100 1mn	04 1_]mn 1	IDLE		
 mn_oip2 wait_docc_mn MonFifoValid_in tx_src_rdy_n_sm tx_d sm 	1 1 1 1655801	5801																									
en_start_mon sm_pck_valid sm_state sm_done	0 1 sm_IDLE 0	sm	I Xsm_IDLE																								
<pre>tm_pck_valid tx_src_rdy_n_tm tx_d_fm tx_d_fm en_finish_mon</pre>	1 1 16'h6301 0	6301																									
fm done fm done Now A Cursor 1	0 000000 ps 813256 ps 125256 ps	121813256 ps	121840000 ps	1.1	12188	0000 ps	1 1		12192	0000 ps	1 1		12196	0000 ps	31200) ps	12200	0000 ps	1 1		12204	0000 ps	1 1	1 1	122080	1 000 ps	

Figure 2.29: Simulation of the Z_AER_tx

 (TX_MON2) , in which all data are transmitted again to the ring.

• Z_AER_rx

For the receiving module, a snapshot of the simulation is reported in Figure 2.31. Here, the several packet detection flags, show all the phases of communication: after the first *start_mon_packet*, all data are written in both FIFOs ($f_wr_o = '1'$ and $f2_wr_o = '1'$ as well). Then, after the first *finish_mon_packet* is received, only the *Sink* FIFO is activated. Finally, after the second finish packet, AER_eo_Mon is set to one, as expected.

It is possible to notice that only when the right number of received data is reached, the *finish_mon_dt* flag is set to '1', in order to prevent the receiver from mistaking a regular monitoring data for the finish control packet. Only after the proper number of data is received, the module is allowed to detect a finish packet (*finish_detect_c* can be set to '1').

It is also important to underline, that first set of data received in the figure, are not perfectly consecutive: this is due to the fact that in this first implementation, the AER TX module has to wait for the PE-array and the interface units to write data into the monitoring FIFO and they work with the HEENS clock, which has a lower frequency. So, the first transmission and also reception will have some



Monitoring implementation

Figure 2.30: Simulation of the Z_AER_tx (bypass phase)



Figure 2.31: Simulation of the Z_AER_rx

clock cycles of not valid data. From this first packet received on, these gaps are recovered and indeed the $f2_wr_o$ flag, in the second time, is continuously high.

• Sequencer

Finally the sequencer results are reported in Figure 2.32. The figure illustrates the last two monitoring instructions before ending in the spike distribution phase. It can be noticed how the sequencer enters in the first waiting state because of the second *STOREB* instruction and then in the second *S_WAIT_MON2*, before starting the *S_SPKDIS* state, in order to let all monitoring data finish to travel around the ring.

HEENS_clk	1					
• state	S_SPKDIS	CITITUTINE S WAIT NON	XXXX IS WAIT MON2		ĽS_SPKDIS	
next_state	s_GOTO	(IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	XXX XS_WAIT_MON2	ana ang ana ang ang ang ang ang ang ang	∭s_GQTO	
user_clk	0					
tx_state	TX_IDLE_1	TX_IDLE_1	LITX_MON2	# ITX_MON1 II TX_MON2		
tx d o	16'h2B01	2801		(fundamental 1 - 1 manufamental 163	01 2B01	
Now	000000000 ps	131200000 ps	131600000 ps	132000000 ps		132400000
Cursor 2	131212000 ps	131212000 ps		1128000 ps		
Cursor 3	132340000 ps				132340	0000 ps

Figure 2.32: Simulation of the sequencer

2.4 Single-Board version

This section regards the single-board implementation. As it could be imagined it is a much simpler version of the HEENS architecture, since it does not include all the AER modules discussed so far. It's purpose, is to verify through the FPGA implementation the functionalities of the neural algorithm without exploiting the AER-SRT protocol.

Indeed, it is composed by an AER single board version unit, which will communicate directly with the ARM processor interface, in order to finally transmit or receive configuration, initialization and monitoring information.

2.4.1 Architecture and main differences

In this version, a simplified architecture is needed to handle both spike and monitoring phases, whose schematic is illustrated in Figure 2.33. As usual only monitoring signals are reported for simplicity.

The Z_AER_controller handles all flags and data related to monitoring operations in the multi-board version, while now they are managed by this simpler AER_SB unit. All the HEENS side components (sequence, PE-array and so on), remain the same and so the new communication module has to provide the same flags with the correct timing. The other only task, is to receive as usual every row of input monitoring data and to load each 16-bit data of them into the *Sink* FIFO, that will be the only one



Figure 2.33: Single-board version

present in this version to accumulate information for the PS interface (it is the only monitoring FIFO utilized).

Basically, inside the AER_SB unit, there is the same controller present in the $Z_AER_interface$ of Section 2.3.1, but this time, until the controller finishes writing all the rows inside the FIFO, the module will set *monit_busy* high, in order to provide the first semaphore signal for the sequencer. The other locking/unlocking signal is simply generated by the *empty* flag of the *Sink* FIFO, in order to signal when all monitoring data have been sent to the PS interface.

2.4.2 PS interface reading operation

The only last issue to discuss in this section, is the few hardware components that have been created to handle the reading operation performed by the ARM processor, so by the external world. In Figure 2.34 the TD of this operation is reported.

In the diagram, *MonFifoRdPS* is the enable signal from the PS interface, while *resume_MonRd* and *cntrl_mn_rd* are control flags. Basically, it is important to check if the FIFO is empty before the read flag signal in a generic situation goes to zero. By doing this, the final output valid flag will be set or not to '1' when the read signal returns to one (which means that PS wants to read again), in order to avoid a wrongly reading of the same data for two consecutive times. The schematic of this hardware is reported in Figure 2.35

The VHDL source file relative to the AER one board module, with only the



Figure 2.34: Timing Diagram of the PS reading operation



Figure 2.35: Hardware components for PS reading operations

monitoring controller (for simplicity), can be found in Appendix D.7. The simulation that confirms the correct output monitoring data from the *Sink* FIFO is reported in Figure 2.36

In this simulation, a fake read enable signal has been created and a process that regularly set this signal to one and zero for a fixed number of cycles too, in order to verify if the reading process works fine. The first cursor on the left indicates when the FIFO was empty when the read enable flag went to zero, and so later the output valid signal is not set to '1', while the second cursor provides the opposite example. It is shown how data are correctly sent and validated by the *AER_OneBoard* unit. Same

Monitoring implementation



Figure 2.36: Simulation of the reading operations performed by the PS interface

hardware and protocol have been introduced in the Master Chip of the previously mentioned multi-board version, since it is in charge of communicating with the PS interface.

Of course, an empty flag should be brought out, in order to signal the external reading controller that there are data available in the *Sink* FIFO, but this will be done when the PS module will be available.

2.5 Logic Synthesis and Hardware Implementation

After the simulations, the next step of the design is the synthesis and implementation on the already mentioned Xilinx Zynq-7000 SoC ZC706 board, shown in Figure 2.37.

It is a *System on Chip* device, used to exploit both the software programmability of an ARM-based processor and the hardware programmability of the SoC FPGA, integrated in the same architecture. Indeed, the *Zynq-7000* Soc family, provides the user with both these kind of devices in the same board, in order to have better configurability and monitoring qualities, together with low power, better integration and higher bandwidth characteristics. and furthermore, the size of this kind of board is not too heavy. The tool used for these purposes, is the *Vivado* software tool.

2.5.1 Single-Board

The single board version has been tested first, on a 5x5 array configuration. The first step is the logic synthesis, in which all VHDL source files and their hierarchical connections are compiled by *Vivado* and the timing constraints applied are verified. In Figure 2.38 the clock signals utilized in this project are showed.



Figure 2.37: Xilinx Zynq-7000 SoC ZC706.

Name	Waveform	Period (ns)	Frequency (MHz)
v clk_in1_p	{0.000 2.500}	5.000	200.000
clk_out1_clk_wiz_0	{0.000 4.000}	8.000	125.000
clkfbout_clk_wiz_0	{0.000 2.500}	5.000	200.000

Figure 2.38: Clock Summary of the single board synthesis and implementation

A period of 5 ns has been applied to the clock input clk_in_p , then it's directly linked to a Mixed-Mode Clock Manager to obtain a local generated clock at the desired frequency of 125 MHz for the HEENS architecture. This is the only clock source exploited, since in this version, there is no needing of a dedicated AER clock source. An input *jitter* uncertainty of 0.05 ns has been set on this latter source and finally a *reset* input has been created with a delay of 0.1 ns respect to the clock.

After synthesis, the timing report summary was generated and it is reported in Figure 2.39. It is shown the *setup slack* obtained from the difference between the *data required* time, which is the time that the clock takes to travel all the path to destination sequential element and the *data arrival* time, which is the time required for the data to reach the destination, starting from the instant in which the rising edge of the source clock occurred. The slack is positive, which means that the design is able to work at the desired frequency.

Setup		Hold		Pulse Width						
Worst Negative Slack (WNS):	1.690 ns	Worst Hold Slack (WHS):	-0.091 ns	Worst Pulse Width Slack (WPWS):	1.100 ns					
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	-91.021 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns					
Number of Failing Endpoints:	0	Number of Failing Endpoints:	1006	Number of Failing Endpoints:	0					
Total Number of Endpoints:	38064	Total Number of Endpoints:	38064	Total Number of Endpoints:	11853					

Figure 2.39: Timing report summary of the single board synthesis

On the contrary, the total *hold slack* is negative, showing that the hold time is not respected: this issue is fixed with a specific option offered by the implementation tool, since the hold requirements can be resolved adding specific logic buffers or gates, in order to delay a possible change of a signal on the data path that links two sequential elements. Nevertheless, this fix has not to deteriorate the *setup* slack, which mast be kept under control.

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS);	1.005 ns	Worst Hold Slack (WHS):	0.026 ns	Worst Pulse Width Slack (WPWS):	1.100 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	38204	Total Number of Endpoints:	38204	Total Number of Endpoints:	11923
All user specified timing const	raints are m	at			

Figure 2.40: Timing report summary of the single board implementation

Then, the implementation has been performed and for this task, the tool had to place all gates on the FPGA, create all connections (*Place and Route*) and it has to apply some optimizations, in order to reduce some path delays or the power consumption of the hardware.

From Figure 2.40 the timing report shows that all *hold* issues have been fixed by the implementation process, while in Figure 2.41, a report regarding the resources utilization is illustrated.

The *BRAM* memories are the most area consuming blocks and it is possible to notice form the figure below, that the *AER_OneBoard* unit, in which most of the hardware added for monitoring operations have been introduced, is a very low critical module from an area occupancy point of view, while the PE-array is the greatest consumer of resources.

In Figure 2.42 the power consumption is reported. The dynamic power is mostly dominated by the BRAM memories and the clock manager, since of course it has to propagate the main clock source to all the architecture. This measures are only a rough estimate, since the power consumption is strongly dependent on the activities of



Name	Slice LUTs (218600)	Slice Registers (437200)	F7 Muxes (1093 0)	F8 Muxes (54650)	Slice (54650)	LUT as Logic (218600)	LUT Flip Flop Pairs (218600)	Block RAM Tile (545)	DSP \$ (90 0)	Bonded IOB (362)	IBUFD S (348)	BUFGCTRL (32)	MMCME2_ADV (8)
✓ NSNN_OneBoardTop	12.25%	2.68%	1.35%	0.18%	14.79%	12.25%	3.05%	14.22%	2	0.83%	0.2	6.25%	12.50%
🚺 seq_inst (sequencer)	0.17%	0.07%	0.00%	0.00%	0.22%	0.17%	0.08%	0.00%	0	0.00%	0.0	0.00%	0.00%
> [] clock_inst (clk_wiz_0)	0.00%	0.00%	0.00%	0.00%	0.00%	0.00%	0.00%	0.00%	0	0.00%	0.2	6.25%	12.50%
> 🚺 array_inst (PE_array)	11.92%	2.52%	1.35%	0.18%	14.38%	11.92%	2.90%	13.76%	2	0.00%	0.0	0.00%	0.00%
> 🚺 BRAM_seq_inst (BRA	0.00%	0.00%	0.00%	0.00%	0.00%	0.00%	0.00%	0.09%	0	0.00%	0.0	0.00%	0.00%
> 🚺 AER_OneBoard_inst (0.15%	0.08%	0.00%	0.00%	0.24%	0.15%	0.06%	0.37%	0	0.00%	0.0	0.00%	0.00%

Figure 2.41: Resources utilization of the 5x5 single board implementation.

the resources.



Figure 2.42: Power report summary of the single board implementation.

Finally, in Figure 2.43 the resulted *floorplanning* is showed, from which it is possible

to notice that the area exploited by the design is not critical and that a bigger array configuration can be implemented, as it will be done in the next chapter.



Figure 2.43: Floorplanning of the of the single board, 5x5 array implementation.

2.5.2 Multi-Board

Regarding the multi-board version, the implementation is more complicated: in addition to the HEENS specific hardware, it is also composed by the structure of the *Aurora* core and all the AER modules, to allow the serial communication between different chips. Furthermore, in the single-board version, the mif files were loaded inside the synthesized memories of the project, while in this case (that will be the final version of the whole design), the configuration files are directly loaded, as already mentioned, by the PS interface (ARM processor).

Unfortunately, this latter module is under development by the research group, so accurate results from an implementation point of view cannot be obtained at the current state, especially those regarding the verification of timing constraints: indeed, many control input signals are coming from the PS interface and so many path delay are determined by that. Therefore, the synthesis and implementation operations for this kind of architecture have been principally carried out to analyze the area occupation overhead introduced by the monitoring hardware and to check if at least the new data paths respect the setup time of the project.

In Figure 2.44 the clocks generated by the tool after the synthesis are reported.

Name	Waveform	Period (ns)	Frequency (MHz)
GT_REFCLK1	{0.000 4.000}	8.000	125.000
V INIT_CLK_P	{0.000 2.500}	5.000	200.000
clk_out1_clk_wiz_0	{0.000 4.000}	8.000	125.000
clk_out2_clk_wiz_0	{0.000 10.000}	20.000	50.000
clkfbout_clk_wiz_0	{0.000 2.500}	5.000	200.000
example_design_1_i/z_aer_top_i/aurora_mo	{0.000 2.000}	4.000	250.000

Figure 2.44: Clock Summary of the multi-board synthesis and implementation

It is shown that in this case, two kind of input clock are necessary: the first of 200 MHz is dedicated to the *Aurora* core, while the second is is going to a clock wizard that generates two clocks of 125 MHz and 50 MHz, for the HEENS and for other specialized module of the *Aurora* part respectively. The AER clock characterized by a frequency of 250 MHz is directly generated by the *Aurora* module, which has a specialized block to perform this task.

Setup		Hold		Pulse Width						
Worst Negative Slack (WNS):	0.046 ns	Worst Hold Slack (WHS);	-3.013 ns	Worst Pulse Width Slack (WPWS):	0.970 ns					
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	-192.117 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns					
Number of Failing Endpoints:	0	Number of Failing Endpoints:	1440	Number of Failing Endpoints:	0					
Total Number of Endpoints:	41393	Total Number of Endpoints:	41313	Total Number of Endpoints:	13678					

Figure 2.45: Timing report summary of the multi-board synthesis

The timing report of Figure 2.39 shows again hold issues that can be fixed by the implementation process, while the worst *setup* slack (the critical path) has a very low value of 0.046 ns. This latter, is due to those signals that come from the Z_AER_tx module and so, they are generated with the timing set by the AER clock. Then, as explained in previous sections, those signals are synchronized by means of the component of Figure 2.24, which means a clock domain change. An example of this kind of path is showed in Figure 2.46.

In Figure 2.47 the general resource utilization is reported.

Again, the BRAM memories are greatly used and respect with the single-board version, there is an increment of the utilization of LUT and global buffers (BUFG). The latter, are used in clock modules and generator in order to reduce the skew between registers that are physically located large distances apart.

In Figure 2.48, some details of the resources employed in the project are shown: it is possible to notice that all the hardware related to the AER modules is much less then the resources allocated for the array (HEENS) unit. So, it does not represent a critical issue from an area point of view.



Figure 2.46: One of the critical paths of the multi-board synthesized version



Figure 2.47: Resources utilization summary of the multi-board architecture

The power report of the multi-board implementation is reported in Figure 2.49, in which it is shown that the total power consumed by the architecture (*static* + *dynamic*) is more or less the same respect to the previous single board version. That means all the Z_AER modules don't consume an excessive amount of power and the *Aurora* core is probably well optimized for this device. Again, the clock network, composed also by the MMCM, is the biggest responsible for this dynamic power consumption.

Finally the *floorplanning* of the multi-board implementation is showed in Figure 2.50, from which it is possible to notice again a poor exploitation of the whole available area.

Name 1	Slice LUTs (218600)	Slice Registers (437200)	F7 Muxes (1093 0)	F8 Muxes (54650)	Slice (54650)	LUT as Logic (218600)	LUT as Memory (70400)	LUT Flip Flop Pairs (218600)	Block RAM Tile (545)	DSP \$ (90 0)	Bonded IOB (362)	Bonded IPADs (50)	IBUFD S (348)	GTXE2_COMMON (4)	GTXE2_CHANNEL (16)
N ZynqKintexTop	12.88%	3.08%	1.36%	0.18%	15.83%	12.87%	0.03%	3.33%	14.68%	2	1.10%	4.00%	0.2	25.00%	6.25%
> [] clock_inst (clk_wiz_0)	0.00%	0.00%	0.00%	0.00%	0.00%	0.00%	0.00%	0.00%	0.00%	0	0.00%	0.00%	0.2	0.00%	0.00%
v i example_design_1_i	12.88%	3.08%	1.36%	0.18%	15.83%	12.87%	0.03%	3.33%	14.68%	2	0.00%	0.00%	0.0	25.00%	6.25%
> 🚺 array_inst (PE_array)	12.01%	2.53%	1.35%	0.18%	14.29%	12.01%	0.00%	2.90%	13.76%	2	0.00%	0.00%	0.0	0.00%	0.00%
I bp_monit_HEENS	0.00%	< 0.01%	0.00%	0.00%	<0.0	0.00%	0.00%	0.00%	0.00%	0	0.00%	0.00%	0.0	0.00%	0.00%
> BRAM_seq_inst (8	0.00%	0.00%	0.00%	0.00%	0.00%	0.00%	0.00%	0.00%	0.09%	0	0.00%	0.00%	0.0	0.00%	0.00%
I busy_monit_HEEN	0.00%	< 0.01%	0.00%	0.00%	<0.0	0.00%	0.00%	0.00%	0.00%	0	0.00%	0.00%	0.0	0.00%	0.00%
I channel_up_HS_i (0.00%	< 0.01%	0.00%	0.00%	<0.0	0.00%	0.00%	0.00%	0.00%	0	0.00%	0.00%	0.0	0.00%	0.00%
I clk_syn1 (clk_sync	0.00%	< 0.01%	0.00%	0.00%	< 0.0	0.00%	0.00%	0.00%	0.00%	0	0.00%	0.00%	0.0	0.00%	0.00%
🔳 en_monit_AER_i (cl	0.00%	< 0.01%	0.00%	0.00%	<0.0	0.00%	0.00%	0.00%	0.00%	0	0.00%	0.00%	0.0	0.00%	0.00%
enFIFO_AER_i (clk	0.00%	< 0.01%	0.00%	0.00%	<0.0	0.00%	0.00%	0.00%	0.00%	0	0.00%	0.00%	0.0	0.00%	0.00%
eo_config_HEENS	<0.01%	< 0.01%	0.00%	0.00%	<0.0	<0.01%	0.00%	< 0.01%	0.00%	0	0.00%	0.00%	0.0	0.00%	0.00%
I eo_dist_HEENS_i (<0.01%	< 0.01%	0.00%	0.00%	<0.0	< 0.01%	0.00%	0.00%	0.00%	0	0.00%	0.00%	0.0	0.00%	0.00%
eo_exec_AER_i (cl	0.00%	< 0.01%	0.00%	0.00%	< 0.0	0.00%	0.00%	0.00%	0.00%	0	0.00%	0.00%	0.0	0.00%	0.00%
🚺 eo_init_HEENS_i (p	<0.01%	< 0.01%	0.00%	0.00%	<0.0	< 0.01%	0.00%	< 0.01%	0.00%	0	0.00%	0.00%	0.0	0.00%	0.00%
eo_tx_data_HEENS	0.00%	< 0.01%	0.00%	0.00%	<0.0	0.00%	0.00%	0.00%	0.00%	0	0.00%	0.00%	0.0	0.00%	0.00%
> 🚺 MasterTask_i (Mas	0.04%	< 0.01%	0.00%	0.00%	0.08%	0.04%	0.00%	< 0.01%	0.00%	0	0.00%	0.00%	0.0	0.00%	0.00%
I PhaseController_i (< 0.01%	< 0.01%	0.00%	0.00%	< 0.0	< 0.01%	0.00%	< 0.01%	0.00%	0	0.00%	0.00%	0.0	0.00%	0.00%
reset_HEENS_i (clk	0.00%	< 0.01%	0.00%	0.00%	<0.0	0.00%	0.00%	0.00%	0.00%	0	0.00%	0.00%	0.0	0.00%	0.00%
I seq_inst (sequencer)	0.18%	0.07%	0.00%	0.00%	0.26%	0.18%	0.00%	0.08%	0.00%	0	0.00%	0.00%	0.0	0.00%	0.00%
> I z_aer_top_i (Z_AE	0.34%	0.24%	< 0.01%	0.00%	0.70%	0.33%	0.03%	0.19%	0.18%	0	0.00%	0.00%	0.0	25.00%	6.25%
> 🚺 zaer_interface_i (Z	0.27%	0.22%	0.00%	0.00%	0.58%	0.27%	<0.01%	0.13%	0.64%	0	0.00%	0.00%	0.0	0.00%	0.00%

Figure 2.48: Resources utilization details of the multi-board architecture



Figure 2.49: Power report summary of the multi-board implementation

Monitoring implementation



Figure 2.50: Floorplanning of the of the multi board, 5x5 array implementation.

Chapter 3 Performance upgrading

In this chapter, a better solution for monitoring is proposed. The intended task is to better exploit the parallelism of the PE-array and the higher clock frequency of the AER structure, in order to speed-up the propagation and also the transmission of those data.

The main differences are here reported and commented, but the same detailed level of the first chapter is not adopted for simplicity, while performances results and comparison between the first solution are more focused in the chapter.

3.1 Architecture improvements

The significant bottleneck of the previous version, derives from the fact that if a *STOREB* instruction is fetched and the monitoring data of a previous stage are still been propagating through the array or for example, the AER transmitter modules have not finished yet to transmit those data to the ring, the new instruction is not decoded and the sequencer stops the execution of the algorithm, as already explained. This is not an optimal solution, since the monitoring FIFO is loaded only with data of a single *STOREB* instruction and its size is not exploited.

In the previous version the size of the FIFO could be adapted to store only a fixed number of data for each monitoring request (13x13 data of 16 bits maximum allowed at the current state), which would lead to a safe in terms of hardware resources, but as it was explained in the final sections of Chapter 2, FIFOs don't represent a critical issue from an area occupancy point of view.

So, the idea is to block the sequencer only if the PE-array has not finished yet to propagate monitoring data up to the final FIFOs. In this way, even if the transmitter is still sending the information of its own chip through the serial communication bus, another instruction is allowed to starting loading data and the sequencer would not stop. The other bottleneck is due to the additional waiting that derives from the loading of single 16-bit data into the monitoring FIFO, which does not exploit the parallel nature of the PE-array. The ideal would be to employ one clock cycle at most for each row of monitoring data and load in parallel a number of inputs equal to the number of PEs in a row of the array (*sixe_x*). These concepts are illustrated in Figure 3.1, where the solution to improve performances is graphically described.



Figure 3.1: Upgraded monitoring architecture

From the schematic, it is clearly shown that no matter how many PEs are present in the array, because each column is getting its own monitoring FIFO, which size this time has been reduced to 256 words each, in order not to add too much area overhead. Anyway, with this configuration applied to the actual maximum PE-array size (13x13 PEs), considering to use also all the eight levels of virtualization, it is possible to store in these FIFOs exactly all data that come from two consecutive monitoring instructions plus three virtual level information of a new one, before filling the FIFOs.

In this architecture, the interface is in charge of writing all data of a row inside all FIFOs in one clock cycle, while the transmission part has to apply a multiplex operation to their outputs, in order to send the final 16-bit monitoring data to the final TX multiplexer. All changes will be briefly discussed in the next sections, the only module unchanged is the Z_AER_rx , which is not reported again for simplicity.

3.1.1 Z_AER_interface & PE-array

The functionalities of the PE-array monitoring controller are similar to the previous version, except for the fact that now it provides the sequencer with the *monit_busy* flag, that is in charge of stopping the execution of the algorithm, in case another *STOREB* instruction is fetched while the previous monitoring data are still being loaded into the FIFOs. The $Z_AER_interface$ module now has to write all data inside the FIFOs and stop the propagation in case even just one of them gets full.

Furthermore, in this version, the four unused bits of the *START_MON* packet (Section 2.3.2) are now exploited to send information about which register is being monitored, to ease the classification work on these data performed by the final general purpose unit. So, the *reg_mon* signal (3 bits) is sent to the interface by the sequencer, to keep track of this information. The combined TDs of these two modules are reported in Figure 3.2 and the remarkable changes respect to the basic version are described below.

- 1. The interface controller now has a state in which the register number information is written into a monitoring FIFO. Basically, in this stage the first data of the first FIFO on the left (arbitrary choice) is loaded with the *reg_mon* data, while in the others all zeros are loaded, since the rest of the row data are not useful. The *din_monitfifo* signal, represents the row and it's marked in the TD with the information that it's carrying (like *monit_out* for the other FSM).
- 2. This time, after a full condition ends, data are not immediately written into the FIFOs, as well as the other rows are not propagated in the following clock cycle: this, creates a behaviour closer to a *Moore* FSM, even if the two signals, *next_row_monit* and *wr_monitfifo*, that propagates and writes respectively the monitoring row of data, still needs to changes immediately if a full condition happens, in order to respect the right timing.
- 3. In the PE-array controller, the counter this time is aligned with the effective row outputted by the array. Furthermore, in this version, this controller is in charge of setting the *busy_monitPE* flag (in the previous version it was *busy_monit*), in order to stop the sequencer. It is set to zero when the array output the third last row. This has been done, to release the main CU at the right time in order not to waste clock cycles: indeed, after the sequencer is released, the *STOREB* instruction will be decoded, then executed (*en_monit* is set to one in the diagram) and after that, new monitoring data will be available at the output of each PE.



Figure 3.2: Timing Diagrams of the PE-array (down) and Z_AER_interface (up) monitoring controllers

Meanwhile, the last rows of the previous instruction are loaded and the new register number too, as it is shown in the upper diagram of Figure 3.2.

These are the main differences between the two modules, in which all necessary components have been designed to follow the behaviour of the TDs. The only upgraded parts of the VHDL source files are reported in Appendix D.8 and D.9, where are reported only the upgraded blocks or components with respect to previous versions.

3.1.2 Z_AER_tx

In this upgraded version, this unit is in charge of multiplexing the outputs of the monitoring FIFOs coming from the $Z_AER_interface$ and also to set the proper read signals, to get the correct inputs at the right time. To accomplish this goal, a single FSM that is similar to the basic version has been created to manage the read enables. By means of using a couple of counters, the right inputs (monitoring data, valid and empty flags) are selected and sent to the Aurora TX module as tx_d_mn and $tx_src_rdy_mn$ (Section 2.3.2).



Figure 3.3: Flowchart of the Z_AER_tx monitoring controller (second version).

Before that, initially the register number under monitoring is picked and sent by means of the *START_MON* packet, as it was previously mentioned. The new FSM of this latter controller is not discussed for simplicity, but it is straightforward enough to be understood from the VHDL source file in the Appendix.

In Figure 3.3, the flowchart of the algorithm adopted to read and transmit monitoring data is showed. Basically, employing the already mentioned counters, read enable flags are handled one by one: when a data of a FIFO is being transmitted, the read enable flag of the next one is set, in order to have the data ready in the next transmission cycle. For these tasks, the counter enable is managed in a *Mealy* way but, since all signal are synchronized, this does not create problems and it is necessary in order to not switch the output to chose (incrementing the counter) in case the bus is not ready (*ready_tx = '0'*) or all data belonging to the actual packet have been transmitted (*end_mon_pkt = '1'*).

This time a more reliable method is used to signal the end of the monitoring data transmission of a chip, through the end_mon_pkt : this flag, along with the counters, is able to mark when the correct number of data have been transmitted $(size_x \times size_y)$, so basically emulates what the empty flag does in the basic version.



Figure 3.4: Changed monitoring states of the Z_AER_tx main FSM

Thanks to that, even if the monitoring FIFO is not empty because a new *STOREB* instruction may have loaded its relative data inside of it, the TX module moves to the next state in which the data of the rest of the network are transmitted or accumulated into the *SinkFIFO* (NC or MC respectively). This new behaviour is showed in the extract of the main state machine in the Z_AER_tx unit of Figure 3.4 and it is

necessary to transmit to the ring only data from a specific *STOREB* instruction in the right order and so to avoid a mixing of information that would complicate the work of the final general purpose unit.

The flowchart of Figure 3.3 presents an additional waiting state (mn_WAIT2) , that is needed when, after a certain period in which the serializer Aurora TX module was not ready to accept new data, the transmission starts again and the previous monitoring data have to be transmitted: the consequence is similar to the previous version, except to the fact that in this case, there are two data to transmit of which the valid signal is not high anymore, which leads to the necessity of the other waiting state (Section 2.3.2, Figure 2.17). The data path of this new controller is reported in Figure 3.5.



Figure 3.5: Datapath of the Z_AER_tx monitoring controller (second version)

It is shown how the read enables are set, in which it must be underlined that the signal *MonFifoRd_sm* (generated by the start monitoring FSM) sets all flags to one, in order to read the register number information and to discard all other zeros loaded in the rest of the first row (Section 3.1.1). As in the previous modules, the VHDL source file containing only the upgraded parts of the transmitter in Appendix D.10.

3.1.3 Sequencer

Very few modifications have been made to the sequencer in this upgraded version. The "semaphores" strategy is still adopted, but this time, as already mentioned, these latter are unlocked in a different way. The new portion of the algorithm of the main FSM in the sequencer is reported in Figure 3.6.



Figure 3.6: Monitoring states of the upgraded main FSM in the sequencer unit

This time, the PE-array is in charge of setting to zero the *busy_monitPE* signal, to unlock the first semaphore (*resume_monPE*). Furthermore, by checking the *start_monit* flag, (that goes to one in the decode stage of a *STOREB* instruction), it is possible to have two *STOREB* in a row. This latter functionality has been added to the FSM of the previous version (Figure 2.25) as well.

In this version, as already explained, the Z_AER_tx module is in charge of unlocking the second semaphore and it is worth to mention that it keeps locked the sequencer for all the monitoring transmission and reception phases. So, the main CU will be allowed to enter in the spike distribution stage only when all data from a specific monitoring operation will be transmitted, received, when they come from other chips, and finally sent to the other nodes (NC) or loaded into the *SinkFIFO* (MC).

3.1.4 Simulation

In this section interesting extracts from the simulation are being provided, in order to verify the different behaviour of the upgraded version with respect to the previous one (Section 2.3.5). Again the algorithm proposed in Appendix B.3 is used and in this version the second monitoring instruction is useful to verify if the register number is well propagated, by means of the *START_MON* packet.

• Z_AER_interface & PE-array

The simulations of the two combined controllers belonging to the AER interface and PE-array units, are illustrated in Figure 3.7.



Figure 3.7: Simulation of the monitoring controllers in the Z_AER_interface and PE-array modules (second version)

The same signals of the TD in Figure 3.2 are reported in the snapshot and even if some interesting occurrences studied in that diagram are not showed (since the MonitFifoFull flag never goes to one), the main behaviour is respected in this picture: it is possible to notice that, this time, in each clock cycle an entire row is loaded by the interface, which was the original goal of this version.

It is also possible to notice the reg_Mon signal that carries the information

relative to the register under monitoring, that is equal to 3 the second time the *en_monit* flag goes to '1': indeed, in the assembler code of Appendix B.3 a *MONIT R3* instruction is performed. This latter information is written during the *mon_WRITE_reg* state in the first monitoring FIFO, while the other locations of the same row are loaded with all zeros as expected.

• Z_AER_tx

For this module, two simulation scenes are studied. The first one is reported in Figure 3.8.



Figure 3.8: First simulation of the monitoring controller in the Z_AER_tx module (second version)

The simulation offers a snapshot of the main stages regarding the transmission of the monitoring data that belong to the chip. At the beginning, the *START_MON* packet is sent and the figure shows that it corresponds to the hexadecimal value

"5981" ("0b0101100110000001"), while the start monitoring packet showed in Figure 2.29 was "0x5B01" ("0b010110110000001"): this is due to the four unused bits that, in the previous version, were set to "0b0110" and now they represent the current monitored register number, which is the fourth (0b0011).

Then the *TX_MON1* phase starts and the screenshot shows how read enables are correctly set in the proper order. Indeed, all data from each row of every FIFO are sequentially read, a part from the first row that is read in one clock cycle, since it contains the register number and all zeros. Again, the data transmitted in these simulations are the PEIDs, that identifies the array position of the PE in the array (*row,column*). After this stage, the *FINISH_MON* packet (unchanged) is sent and finally, the bypass phase starts.



Figure 3.9: Second simulation of the monitoring controller in the Z_AER_tx module (second version)

In Figure 3.9 an interesting eventuality has been captured: the $ready_tx$ flag, that indicates when the serial transmitter is ready to accept new data, goes to zero exactly when the last data of a packet has to be transmitted (end_mon_pkt is set to '1'). This event is correctly handled by the controller that, after the transmission is allowed again, manages to send the last data (in the mn_WAIT1 state) and then to move in the *IDLE* state.

• Sequencer

The functionalities of the sequencer, as already discussed, has undergone few changes. In Figure 3.10 is depicted an extract of the moment in which the CU is

stopped because of two near *STOREB* instructions. As shown, the next monitoring operation is allowed after five clock cycles, that are due to the propagation of the five rows and an additional cycle in which data are issued by PEs at the beginning.

HEENS_clk	1													
state	S_MO	S MOVE	M S_ST	OREB	S_MOVEM	ENT	SW	AIT_MON					S STOREB	ļ,
next_state	S_MO	S_STOR	EB XS_M	OVEMENT	S WAIT M	ON	IS S	TOREB					S_VIRT	ļ X
tx_state	TX_IDL	TX_IDLE	1					, TX	START_MON					
resume_monPE	0													
busy_monitPE	0													
resume_mon	0			_										
phase state	EXEC	EXEC P	HASE											
Now	/ 000000 ps			12202	20000 ps				12204	1 i i 0000 ps		12206	0000 ps	
Cursor 2	2)20000 ps			12202	20000 ps					6 4 C C C C C				

Figure 3.10: First simulation of the waiting phases of the CU (second version)

Instead, the second simulation in Figure 3.11 shows the waiting state of the sequencer, right before the spike distribution phase. It is interesting to notice from the screenshot that the AER transmitter, after it finishes to send monitoring data from the ring, goes back to the TX_MON1 state, since it has pending data from the last STOREB instruction to transmit. Indeed, before unlocking the CU and moving to the *IDLE* state, the TX module checks if the monitoring FIFO is empty or not.



Figure 3.11: Second simulation of the waiting phases of the CU (second version)

3.1.5 Single Board

The architecture developed to the single-board version has been upgraded as well. The challenging part of this variant, was collecting two monitoring data at the time, to transmit them to the PS interface module. Indeed, as already discussed in Section

2.4.2, the data path of the ARM processor works with 32 bits and consequently, all the 16-bit outputs coming from monitoring FIFOs had to be ordered and arranged in a different format. Thus, the monitoring controller that has been designed for the $AER_oneBoard$, is similar to the one in the Z_AER_tx described in a previous section, but this time, for the reading operation, two data and two read enable flags are picked and set respectively.

The number of the register monitored is sent to the outside, but all the details of this structure are not reported as the previous modules for simplicity, since this variant does not represent the important core of this work. Indeed, as already said, it is only used to verify in a simple way (without exploiting all the *AER* multi-board modules) the correctness of information transmitted by the HEENS architecture. A simplified schematic of the *AER_OneBoard* unit, is reported in Figure 3.12.



Figure 3.12: Block diagram of the upgraded single-board AER module

This diagram does not illustrate all the data path exploited to allow the transmission of monitoring data stored in the several FIFOs, but it explains the basic principle underlying this mechanism: two data are picked at the time, so two multiplexers are needed and two specific selection signals as well, that are $monFifo_count_d$ and $monFifo_count1_d$. Like in the previous version, these latter are generated by two separated counters that, together with the $MonFifo_rd_en$ flag (from the ARM processor), are used to select the proper inputs to transmit and they are also exploited to set the read enables for the FIFOs (not reported in the figure).

Another important issue is that in this version the *monit_busyPE* (the first
semaphore) is handled by the PE-array, like in the multi-board architecture, and the *monit_busy* is simply the result of a *NAND* operation between all the empty flags from monitoring FIFOs: indeed, only when all of them are empty (all empty flags equal to one) the transmission is over and the *monit_busy* can return to zero, in order to unlock the sequencer. The monitoring controller used to write into the FIFOs is the same as the one in the $Z_AER_interface$ module and it works with the PE-array in the same way.

The part of VHDL source file that describes the monitoring controller of this single board version, is reported in Appendix D.11, in which it is possible to notice that a very similar strategy (FSM) to the upgraded multi-board version has been adopted to handle the transmission, even if it is more complicated, due to the reasons just explained. The other strategy could have been to store all data in a classic *Sink* FIFO (16 bits input, 32 bits output), but it would have required more hardware.

🌢 user_cik	1												
🔷 mn_state_wr	mon_IDLE	mon_IDLE											
MnFIFO_EMPTY	0												
🔷 mn_state_rd	mn_WAIT	[mn_IDLE	<u>Į mn_</u> REAL	D_regImn_REA	D mn_READ	WRITE		Imn_EMPTY	, mn_WAIT			(mp_WAIT1	, m
🔶 monit_valid_ARM													
🌢 MonFifo_rd_en													
🚸 monit_data_ARM .	3211004	0000001	10000000	0 [0003000	00400041	0042004	3 100440030						0
🔶 din_monitifo		{0004} {0003} {0002} {0001} {0000)}										
🖪 🔶 (4)	16'h0004	0004											
🗓 🔶 (3)	16h0003	0003											
🗄 🔶 (2)	16/10002	0002											
🖬 🔶 (1)	16h0001	0001											
ū 🔷 (0)	16110000	0000											
🚸 MonitFitoData_i		{0004} {0003} {0002} {0001} {0000)}	I{0000}{0	000} {000 {000} {000	o <u>} {000 I {0000} {0</u>	043}{004]{0044}{00	43}{004 [{0044}{0043	}{0032}{0031}{0030}				
🖸 🔷 (4)	16/h0044	0004		10000			10044						
🖸 🔷 (3)	1610043	0003		10000		0043							
🔁 🔷 (2)	16/10032	0002		10000		10042		0032					
🖪 🔶 (1)	16h0031	0001		10000	0041			10031					
0) 🔶 🖸	16h0030	0000		10003	0040		10030						
🚸 rd_monitifo	51100	00) lf	Į03	0C	(11	106	100					1
-🔷 (4)													
-🔶 (3)													
-🔷 (2)													
-🔷 (1)													
상 MonFiloData outl	1610044	Yoood		10003	0040	10042	10044						lo
e Now	000000 ps	18750000 ps 187	760000 ps	18770000 ps	18780000 ps	18790000	os 18800	000 os 188	10000 ps 18	1820000 ps	18830000 ps 1884	0000 ps 1885	0000 ps
Le Cursor 1	820000 ps								1	820000 ps		1000	

Figure 3.13: Simulation of the monitoring controller in the *AER* single board module (second version)

In Figure 3.13 is reported an interesting frame from the simulation of the upgraded single board operations related to the monitoring stages. Indeed, it is depicted what happens between two monitoring transmissions (related the two instructions of the assembler code in Appendix B.3): first, the mn_READ_reg state is performed, in which all read enable flags are set to '1', in order to read the register number. This latter

information is sent together with all zeros (in the multi-board version, it was carried by the *START_MON* packet, Section 3.1.2), as it is shown by the *monit_data_ARM* data.

Then, all read enables and outputs data from monitoring FIFOs are set and selected in pairs, as expected. Again, only for debug purpose, a fake *MonFifo_rd_en* flag is set to '0' and to '1' at regular intervals, to verify the behaviour: after a period in which this latter signal is set to zero, it is shown that the last information is correctly validated (*monit_valid_ARM*, active high) and consequently transmitted by the AER module. So, basically the behaviour of the *SinkFIFO* is correctly reproduced, by means of this more complex controller.

3.2 Logic Synthesis and Hardware Implementation

The synthesis and implementation operations have been performed to the upgraded version on the Xilinx Zynq-7000 SoC ZC706 board as well. This time, the single-board architecture has been tested with a 13x13 array configuration, to analyze the exploitation of the area of such a large structure, while the multi-board approach has been tested with the same 5x5 configuration, to highlight the differences with respect to the older version of the monitoring implementation.

3.2.1 Multi-Board

Regarding the multi-board synthesis and implementation, apart from the changed modules of the architecture, the main difference is the monitoring FIFO, whose size has been reduce has already mentioned. The clock network and constraints have not been changed. The synthesis at the beginning produced a particular violation related to the *monit_busy* flag, which comes from the Z_AER_tx module, described in Section 3.1.2: it is produced by the main FSM of the AER transmitter module and then it is sent to a synchronizer, for the HEENS 125 MHz clock domain. The synthesis tool introduced a particular LUT between these two modules, which is shown in Figure 3.14 and which creates a setup violation reported in Figure 3.15.

This issue has been resolved introducing a register to break this path, which did not create timing problems, since it regards the flag which unlocks the sequencer from a waiting state, as already described. So, the only consequence of this delay is one clock cycle more of waiting before moving to the spike distribution phase.

After the implementation has been performed, only the area and power results are analyzed, since the timing results are not reliable at the current state of the project, as already mentioned in the first chapter. In Figure 3.16 the general resource utilization is reported, which shows that the situation is only slightly changed from the previous version (of Figure 2.48) and the $Z_AER_interface$ is the module that has undergone the largest increase in the hardware exploitation.



Figure 3.14: Critical path of the 5x5 multi-board array synthesis (second version).

SYNTHESIZED DESIGN - xc7z045ffg900-2 (a	active)												?>
iming ? _ D ß X													ΟĽΧ
al≭eC∎e <u>3</u> a=biojme "													
General Information	^	Name	Slack ^1	Levels	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock	Destin
Timer Settings		1, Path 101	-0.115	1	6	example_desigate_reg[12]/C	example_desigreg[0][0]/D	0.822	0.356	0.466	4.000	example_design_1_i/z_aer_to	clk_ou^
0 Design Timing Summary		🔓 Path 102	0.042	0	136	example_desigRESET_reg/C	example_desigG_reg[0][0]/D	0.529	0.233	0.296	4.000	example_design_1_i/z_aer_to	clk_ou
Clock Summary (6)		1, Path 103	0.053	1	136	example_desigRESET_reg/C	example_desiR_i/qA_reg/D	0.654	0.356	0.298	4.000	example_design_1_i/z_aer_to	clk_ou
✓ ➡ Check Timing (2)		1, Path 104	0.093	0	17	example_desigBuffer_reg/C	example_desigG_reg[0][0]/D	0.478	0.233	0.245	4.000	example_design_1_i/z_aer_to	clk_ou
no_clock (0)	~	1 Path 105	0.114	0	7	example_desigate_reg[19]/C	example_desigreg[0](0]/D	0.457	0.233	0.224	4.000	example_design_1_i/z_aer_to	clk_ou~
Timing Summary - timing_1	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	(·····

Figure 3.15: Critical path delay of the 5x5 multi-board array synthesis (second version).

The power consumption is reported in Figure 3.17, which shows a 5.3 % increase in dynamic power with respect to the previous version. The *floorplanning* does not show remarkable changes, so it is not reported for simplicity.

3.2.2 Single-Board

For the single-board structure, the results obtained from the synthesis are similar to the previous version, so the implementation outcomes are directly analyzed from now on. Figure 3.18 illustrates the timing report of the final implementation of the single-board version, in which it is shown that the timing constraints are all respected, even if with a minor *setup* slack respect to the previous version.

In Figure 3.19, the resources utilization are reported, from which it can be noticed that this time, the LUTs and BRAM memories occupy almost all the available hardware.

Performance upgrading

Name 1	Slice LUTs (218600)	Slice Registers (437200)	F7 Muxes (1093 0)	F8 Muxes (54650)	Slice (54650)	LUT as Logic (2 18600)	LUT as Memory (70400)	LUT Flip Flop Pairs (2.18600)	Block RAM Tile (545)	DSP \$ (90 0)	Bonded IOB (362)	Bonded IPADs (50)	IBUFD S (348)	GTXE2_COMMON (4)	GTXE2_CHANNEL (16)
 N ZynqKintexTop 	13.06%	3.22%	1.35%	0.18%	16.11%	13.05%	0.03%	3.42%	15.05%	2	1.10%	4.00%	0.2	25.00%	6.25%
> [] clock_inst (clk_wiz_0)	0.00%	0.00%	0.00%	0.00%	0.00%	0.00%	0.00%	0.00%	0.00%	0	0.00%	0.00%	0.2	0.00%	0.00%
v I example_design_1_i	13.06%	3.22%	1.35%	0.18%	16.10%	13.05%	0.03%	3.42%	15.05%	2	0.00%	0.00%	0.0	25.00%	6.25%
> 🚺 array_inst (PE_array)	12.00%	2.53%	1.35%	0.18%	14.27%	12.00%	0.00%	2.90%	13.76%	2	0.00%	0.00%	0.0	0.00%	0.00%
> 🚺 BRAM_seq_inst (B	0.00%	0.00%	0.00%	0.00%	0.00%	0.00%	0.00%	0.00%	0.09%	0	0.00%	0.00%	0.0	0.00%	0.00%
busy_monit_HEEN	0.00%	< 0.01%	0.00%	0.00%	<0.0	0.00%	0.00%	0.00%	0.00%	0	0.00%	0.00%	0.0	0.00%	0.00%
🚺 channel_up_HS_i (0.00%	< 0.01%	0.00%	0.00%	< 0.0	0.00%	0.00%	0.00%	0.00%	0	0.00%	0.00%	0.0	0.00%	0.00%
🚺 clk_syn1 (clk_sync	0.00%	< 0.01%	0.00%	0.00%	<0.0	0.00%	0.00%	0.00%	0.00%	0	0.00%	0.00%	0.0	0.00%	0.00%
🔳 en_monit_AER_i (cl	0.00%	< 0.01%	0.00%	0.00%	<0.0	0.00%	0.00%	0.00%	0.00%	0	0.00%	0.00%	0.0	0.00%	0.00%
I enFIFO_AER_I (clk	0.00%	< 0.01%	0.00%	0.00%	<0.0	0.00%	0.00%	0.00%	0.00%	0	0.00%	0.00%	0.0	0.00%	0.00%
eo_config_HEENS	<0.01%	< 0.01%	0.00%	0.00%	<0.0	<0.01%	0.00%	0.00%	0.00%	0	0.00%	0.00%	0.0	0.00%	0.00%
🚺 eo_dist_HEENS_i (< 0.01%	< 0.01%	0.00%	0.00%	< 0.0	< 0.01%	0.00%	0.00%	0.00%	0	0.00%	0.00%	0.0	0.00%	0.00%
🔳 eo_exec_AER_i (cl	0.00%	< 0.01%	0.00%	0.00%	<0.0	0.00%	0.00%	0.00%	0.00%	0	0.00%	0.00%	0.0	0.00%	0.00%
🔳 eo_init_HEENS_i (p	< 0.01%	< 0.01%	0.00%	0.00%	<0.0	<0.01%	0.00%	<0.01%	0.00%	0	0.00%	0.00%	0.0	0.00%	0.00%
<pre>eo_tx_data_HEENS</pre>	0.00%	< 0.01%	0.00%	0.00%	<0.0	0.00%	0.00%	0.00%	0.00%	0	0.00%	0.00%	0.0	0.00%	0.00%
> 🚺 MasterTask_i (Mas	0.04%	< 0.01%	0.00%	0.00%	0.08%	0.04%	0.00%	<0.01%	0.00%	0	0.00%	0.00%	0.0	0.00%	0.00%
🔳 PhaseController_i (< 0.01%	< 0.01%	0.00%	0.00%	<0.0	< 0.01%	0.00%	<0.01%	0.00%	0	0.00%	0.00%	0.0	0.00%	0.00%
I reset_HEENS_i (clk	0.00%	< 0.01%	0.00%	0.00%	<0.0	0.00%	0.00%	0.00%	0.00%	0	0.00%	0.00%	0.0	0.00%	0.00%
seq_inst (sequencer)	0.17%	0.07%	< 0.01%	0.00%	0.26%	0.17%	0.00%	0.08%	0.00%	0	0.00%	0.00%	0.0	0.00%	0.00%
> 🚺 z_aer_top_i (Z_AE	0.36%	0.24%	< 0.01%	0.00%	0.75%	0.35%	0.03%	0.19%	0.18%	0	0.00%	0.00%	0.0	25.00%	6.25%
> I zaer_interface_i (Z	0.43%	0.35%	0.00%	0.00%	0.88%	0.43%	< 0.01%	0.23%	1.01%	0	0.00%	0.00%	0.0	0.00%	0.00%

Figure 3.16: Resources utilization summary of the multi-board architecture (second version).



Figure 3.17: Power report summary of the multi-board implementation (second version).

Again, looking at the second detailed resources report, it is possible to see that the array structure is the most consuming module of the architecture, so the overhead introduced by the monitoring implementation (monitoring FIFOs, control logic, multiplexers and so on) doesn't impact so much on the FPGA occupancy. Anyway, it is also clear that it is not possible to further extend the array dimension at the current state of the project.

Setup		Hold		Pulse Width				
Worst Negative Slack (WNS):	0.039 ns	Worst Hold Slack (WHS):	0.004 ns	Worst Pulse Width Slack (WPWS):	1.100 ns			
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns			
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0			
Total Number of Endpoints:	287020	Total Number of Endpoints:	287020	Total Number of Endpoints:	94490			

All user specified timing constraints are met.

Figure 3.18: Timing report summary of the 13x13 single board array implementation (second version).



Anne 1	Slice LUTs (218600)	Slice Registers (437200)	F7 Muxes (1093 0)	F8 Muxes (54650)	Slice (54650)	LUT as Logic (218600)	LUT as Memory (70400)	LUT Flip Flop Pairs (218600)	Block RAM Tile (545)	DSP s (90 0)	Bonded IOB (362)	IBUFD S (348)	BUFGCTRL (32)	MMCME2_ADV (8)
V NSNN_OneBoardTop	92.10%	21.04%	10.21%	0.96%	97.80%	91.57%	1.63%	27.74%	93.39%	1	0.83%	0.2	6.25%	12.50%
> 🚺 AER_OneBoard_inst (1.18%	0.30%	0.00%	0.00%	1.74%	0.66%	1.63%	0.32%	0.28%	0	0.00%	0.0	0.00%	0.00%
> 🚺 array_inst (PE_array)	90.84%	20.71%	10.20%	0.96%	96.83%	90.84%	0.00%	27.38%	93.03%	1	0.00%	0.0	0.00%	0.00%
> I BRAM_seq_inst (BRA	0.00%	0.00%	0.00%	0.00%	0.00%	0.00%	0.00%	0.00%	0.09%	0	0.00%	0.0	0.00%	0.00%
> [] clock_inst (clk_wiz_0)	0.00%	0.00%	0.00%	0.00%	0.00%	0.00%	0.00%	0.00%	0.00%	0	0.00%	0.2	6.25%	12.50%
I seq_inst (sequencer)	0.06%	0.02%	<0.01%	0.00%	0.12%	0.06%	0.00%	0.01%	0.00%	0	0.00%	0.0	0.00%	0.00%

Figure 3.19: Resources utilization of the 13x13 single board array implementation (second version).

In Figure 3.20, the power consumption is explored. It is shown, that the dynamic power is 4.03 times greater, which is mainly due again to the BRAM memories and clock network. With this configuration also the dynamic power consumed by the logic and signal interconnection has more than doubled, since of course more LUTs are required and also the interconnections are much longer than the smaller 5x5 configuration.

Finally the *floorplanning* of the 13x13 array is shown in Figure 2.43, in which it is shown that almost all of the available area is exploited by this implementation.



Figure 3.20: Power report summary of the 13x13 single board array implementation (second version).



Figure 3.21: Floorplanning of the 13x13 single board array implementation (second version).

Chapter 4 Conclusions

This thesis work is focused on the HEENS architecture, which is an SNN emulator belonging to the 3^{rd} generation and meant to be implemented on a FPGA device, which provides the user with an high level of configurability, scalability and capability of emulating different neural models.

The task of this work, was to design all the hardware support to collect and distribute specific data and parameters inside each PE, in order to monitor the behaviour of the neural algorithm under execution. This is a very important goal, since it is necessary to keep under control the information related to all the neurons of the network, in order to chose or modify a particular model, which can better meet the needs of a particular application. Therefore, after designing and simulating the additional architecture, by means of VHDL and *Questasim Advanced simulator* tool, the project has been synthesized and implemented on the *Xilinx Zynq-7000 SoC ZC706 board*, in order to verify if the structure properly worked.

After the first solution, the hardware for the monitoring operations has been enhanced to increase performance of the procedure, which led to a small overhead in terms of area exploitation and power consumption. In the first version, the amount of clock cycles required to propagate all monitoring data through the array was proportional to $N \times N$, where N is the number of PEs in a row or column of the array. After the upgrading, this time has been reduced to be linearly dependent on just N, which leads to a great speedup. Indeed, the clock frequency of the HEENS architecture is the half respect to the AER part of the system and thus, reducing the overall number of clock cycles required to load data into monitoing FIFO (action performed with the HEENS clock), led to great improvements in the speed of the operation.

The continuation of this work is the development of a software environment to properly organize and eventually display all collected data, which are transmitted to a general processing unit by the PS interface (ARM processor inside the FPGA). Indeed, a GUI will be developed by the research group to allow the user to configure and monitor the SNN running on the FPGA.

Another possible upgrading of the architecture designed in this work, could concern a specific filtering of information coming from the array, in case not all PEs (neurons) of it are utilized. Indeed, the current monitoring hardware is going to transmit data coming from all PEs and leave to the future software application the task of selecting the information of a specific neuron chosen by the user. This possible improvement would provide overall faster transmission and additionally require little control logic.

Appendix A Instruction Set Architecture

	Instruction	Group	Opcode	Function	Format
0	NOP	SEQ	000000	No operation	NOP
1	LDALL	REGISTERS	000001	reg <= DMEM (from sequencer)	LDALL reg ****
2	LLESR	MOVEMENT	000010	ACC <= 1FSR(15:0)	LLESR
3			000011	R1 & ACC(15:1) <= RRAM(RP 31:1) ACC(0) <= snike_register(RP(3:0))	LOADSP
4	STORER	STORER	000100	FIT RIFFER <= ACC	STORER
5	STORESP	STORESP	000101	BRAM(BP) <- B1 & ACC: BP <- BP + 1	STORESP
6	STOREDS	STORES	000101	bit = bit	STOREDS
7		DECISTERS	000110		BCT rog
,		REGISTERS	001000		KST rog
8	SEI	REGISTERS	001000	leg <= rrrr	SET reg
9	SHLIN	REGISTERS	001001	Access to the set of	SHLININ
10		REGISTERS	001010	Acc $<$ Acc $>$ $>$ n , (1 $<$ $=$ n $<$ $>$ $>$ n $+$ n $+$ n $>$ n $+$ n +	SHRININ
11	RIL	REGISTERS	001011	ACC <= ACC <=, carry = ACC(msb) Rotate Accumulator Left	RIL
12	RIR	REGISTERS	001100	ACC <= ACC >>, carry = ACC(Isb) Rotate Accumulator Right	RIR
13	INC	ARITHMETIC	001101	ACC <= ACC + 1	INC
14	DEC	ARITHMETIC	001110	ACC <= ACC - 1	DEC
15	LOADSN	LOADSN	001111	R1 & ACC <= BRAM(BP)	LOADSN
16	ADD	ARITHMETIC	010000	ACC <= ACC + reg (Saturated addition)	ADD reg
17	SUB	ARITHMETIC	010001	ACC <= ACC – reg (Saturated subtraction)	SUB reg
18	MUL	ARITHMETIC	010010	ACC & R1 <= ACC * reg (Signed product)	MUL reg
19	MULS	ARITHMETIC	010011	ACC <= ACC * reg (Most significant word signed product)	MULS reg
20	AND	LOGIC	010100	ACC <= ACC AND reg	AND reg
21	OR	LOGIC	010101	ACC <= ACC OR reg	OR reg
22	INV	LOGIC	010110	ACC <= INV reg	INV reg
23	XOR	LOGIC	010111	ACC <= ACC XOR reg	XOR reg
24	MOVA	MOVEMENT	011000	ACC <= reg	MOVA reg
25	MOVR	MOVEMENT	011001	reg <= ACC	MOVR reg
26	SWAPS	MOVEMENT	011010	reg <=> shadow reg (Swap register)	SWAPS reg
27	MOVRS	MOVEMENT	011011	ree <= shadow reg	MOVRS reg
28	LOOP	SEO	011100	Dish I OOP BIJEFER(n-1)-Push PC BIJEFER(PC+1)	LOOP n
29		SEQ	011101	Just LOOP BUIEFER(INFMA1) Push PC BUIEFER(PC+1)	100PV ****
30		SEQ	011110	FIGURE REFER = 0 HOR RULEFER AD C RULEFER ALSO AND RULEFER <= 1000 RULEFER = 1.00 C RULEFER	ENDI
21	COSUR	SEQ	011110	The control of the poperties of the poperties of the control of th	COSUR addr
22	DET	SEQ	100000	re <= audi, Fusirre_borren(ref1)	DOJOD BUUI
22		CONDITIONAL	100000		
24		CONDITIONAL	100001	C-Other 5 - 4 - und F DUFER(1)	FREEZEC
34	FREEZENC	CONDITIONAL	100010	I C=0 then F <= 1; push F_BOFFER[1]	FREEZEINC
35		CONDITIONAL	100011	IZ 2 THEN F <= 1; PUSH F_BOFFER(1)	FREEZEZ
36	FREEZENZ	CONDITIONAL	100100	if Z=U then F <= 1; push F_BUFFER(1)	FREEZENZ
37	UNFREEZE	CONDITIONAL	100101	F <= pop F_BUFFER	UNFREEZE
38	HALT	SEQ	100110	INT<=1;sequencer halted until external input signal INT_ACK=1	HALT
39	SETZ	FLAGS	100111	Z<=1	SETZ
40	SETC	FLAGS	101000	Sets the carry flags C <= 1	SETC
41	CLRZ	FLAGS	101001	Clears the zero flags Z <= 0	CLRZ
42	CLRC	FLAGS	101010	Clears the zero flags C <= 0	CLRC
43	RANDON	RAND	101011	random_en <= 1; LFSR becomes source register for LLFSR	RANDON
44	SEED	MOVEMENT	101100	LFSR(63:32) <= LFSR(31:0) <= R1 & ACC	SEED
45	RANDOFF	RAND	101101	random_en <= 0; LFSR_STEP <=0; LFSR disabled	RANDOFF
46	SPKDIS	SEQ	101110	eo_exec <= 1, Stops the sequencer and stores spikes until input signal cam_en <= 0 (from AER control unit)	SPKDIS
47	READMP	SEQ	101111	DMEM <= BRAM(address)	READMP addr
48	RST_SEQ	SEQ	110000	Jumps to RESET state	RST_SEQ
49	-	-	110001		MONIT reg
50	LAYERV	SEQ	110010	VLAYERS <= n; CURR_VLAYER <= 0; defines number of virtual layers (currently 0 <= n <= 7)	LAYERV n
51	GOTO	SEQ	110011	PC <= addr	GOTO addr
52	SHLAN	REGISTERS	110100	ACC <= ACC << n, (1 <= n <= 8), Arithmetic shift	SHLAN n
53	SHRAN	REGISTERS	110101	ACC <= ACC >> n, (1 <= n <= 8), Arithmetic shift	SHRAN n
54	LOADBP	LOADBP	110110	BP <= DMEM Loads PE BRAM pointer.	LOADBP ****
55	BITSET	REGISTERS	110111	ACC(n) <= 1	BITSET n
56	BITCLR	REGISTERS	111000	ACC(n) <= 0	BITCLR n
57	SPMOV	SPMOV	111001	Special MOVE. n = 0: VIRT <= ACC;	SPMOV n
58	INCV	SEQ	111010	VLAYER <= VLAYER + 1	INCV
59	READMPV	SEQ	111011	DMEM <= BRAM(address + VLAYER)	READMPV addr
60	MOVSR	MOVEMENT	111100	shadow reg <= reg	MOVSR reg
61	MARK	SEQ	111101	No operation	MARK

*Flags If the given instruction can change the indicated flag ** En F: Frozen flag. /F= not(F) means unfrozen and the indicated instructions become enabled

**** Z can change only if ACC is set or reset (not in case of other registers) ***** See macros

MACRO INSTRUCTIONS: Conversion into elementary instructions. It is recommended to use macro instructions instead of the associated simple instructions

1	LDALL	LDALL reg, const: reg <= DMEM(const) (from sequencer)
	Elementary instructions:	NOP
		READMP const
		LDALL reg
	-	
	MONIT	MONIT reg: Monit_buffer <= reg
	Elementary instructions:	MOVA reg
		STOREB
29	LOOPV	LOOPV vp: Push LOOP_BUFFER(DMEM(vp)-1);Push PC_BUFFER(PC+1)
	Elementary instructions:	NOP
		READMPV vp
		LOOPV
54	LOADBP	LOADBP bp: BP <= DMEM(bp) Loads PE BRAM pointer.
	Elementary instructions:	NOP
		READMP bp
		LOADBP

Appendix B

Assembler code

B.1 Algorithm with no virtualization

breakatwhitespace 1 define virtual_layers 0 ; From 0 up to 7 2 define gsynapses 2 ; Up to 32 global synapses 4 .DATA 6 ; Virtual layers 8~V0 = "00000002" ; Number of assigned synapses (s-1) to the main layer 9 V1 = "00000002" ; Number of assigned synapses (s-1) to virtual layer 1 10 V2 = "00000002"; Number of assigned synapses (s-1) to virtual layer 2 11 V3 = "00000002" ; Number of assigned synapses (s-1) to virtual layer 3 11 V3 = 00000002"; Number of assigned synapses (s-1) to virtual layer 4 13 V5 = "00000002"; Number of assigned synapses (s-1) to virtual layer 5 (s-1) to virtual layer 6 14 V6 = "00000002"; Number of assigned synapses (s-1) to virtual layer 6 15 V7 = "00000002"; Number of assigned synapses (s-1) to virtual layer 7 16 VLAYERS="00000000"; Number of virtual layers (n-1). 17 18 ; Membrane potential parameters common to all neurons 19 VREST="FFFFE4A8" ; Resting potential -70 mV = -7000 in tens of of uV20 VTHRES="FFFFEA84" ; Threshold voltage -55 mV = -5500; Threshold voltage -55 mV = -550021 VDEPOL="FFFFE0C0" ; Depolarization voltage -80 mV = -800022 VACT = "00001771"; Action potential +10 mV = +100023 24 ; Synapse parameters common to all neurons come here 25 : TBD 26 27 ; Neural and Synaptic RAM addresses ; First address of Synaptic parameters in SNRAM for $\mathrm{V}=\,0\,.$ 28 SYN_ADDR0="00000000" 29 SYN_ADDR1="00000003" ; First address of Synaptic parameters in SNRAM for V = 1. ; First address of Synaptic parameters in SNRAM for V = 2. 30 SYN ADDR2="00000006" 31 SYN_ADDR3="00000009" ; First address of Synaptic parameters in SNRAM for V = 3. ; First address of Synaptic parameters in SNRAM for V = 4. 32 SYN_ADDR4="0000000C" 33 SYN_ADDR5="0000000F" ; First address of Synaptic parameters in SNRAM for $V=\,5\,.$ 34 SYN_ADDR6="00000012" ; First address of Synaptic parameters in SNRAM for V = 6. ; First address of Synaptic parameters in SNRAM for $V=\,7\,.$ 35 SYN_ADDR7="00000015" 36 GSYN_ADDR="00000064" ; First address of Global Synaptic parameters in SNRAM. 37 NEU ADDR0="000003E3" ; First address of Neural parameters in SNRAM (995) for V = 0.

```
38 NEU_ADDR1="000003E4"
                         ; First address of Neural parameters in SNRAM (996) for \mathrm{V}=1\,.
39 NEU_ADDR2="000003E5"
                         ; First address of Neural parameters in SNRAM (997) for V = 2.
40 NEU_ADDR3="000003E6"
                          ; First address of Neural parameters in SNRAM (998) for V = 3.
41 NEU_ADDR4="000003E7"
                         ; First address of Neural parameters in SNRAM (999) for V = 4.
42 NEU_ADDR5="000003E8"
                          ; First address of Neural parameters in SNRAM (1000) for V = 5
43 NEU_ADDR6="000003E9"
                         ; First address of Neural parameters in SNRAM (1001) for V = 6
44 NEU_ADDR7="000003EA"; First address of Neural parameters in SNRAM (1002) for V = 7
45
46 SEEDH_ADDR = "000003FD" ; Address of noise seed in SNRAM
47 SEEDL ADDR = "000003FE"
48 PEID = "000003FF"; Address of PE Identifier number
49 ;
50 ; General constants
51 THAU MEM="0000799A"
                        ; Membrane time constant decay (inverse value). To be tuned.
      Than = 20
52 NOISE_MSK="0000001F" ; Noise mask. To be tuned
53
54 ; Constants for debug
55 JUMP_MV = "00000100"
56 LFSR_VAL= "0000AAAA"
                            ; Jump 2.56 mV on spike
57 LFSR_VAL2= "00005555"
58
59
60 .CODE
61
62 GOTO MAIN ; Jump to main program
63 ;
65
66 .RANDOM_INIT
                  ; Uses R0 and R1
  LOADBP SEEDH ADDR
67
68
    LOADSN
69
    SEED
                 ; High seed
    LOADBP SEEDL_ADDR
70
71
    LOADSN
    SEED
72
                : Low seed
73 RET
74
75 LOAD NEURON
                ; Uses R0, R1, R2 and R3
    READMPV NEU_ADDR0 ; Address of real neuron + virt (valid also for non-virtual)
76
    \ensuremath{\text{LOADBP}} ; \ensuremath{\text{SNRAM}} pointer to currently processed neuron
77
    LOADSN
              ; Load Neural parameters from SNRAM to R1 & ACC \,
78
79
    MOVR R2
              ; Move Vmem from ACC to R2
    MARK
80
81 RET
82
83 MEMBRANE_DECAY ; Uses R0, R4
                                                     TEMPORARY WHILE MULS has
   MOVA R2
                                                ;
84
      problems. REWRITE when it works
    LDALL R4 VREST
85
    SUB R4
86
    LDALL R1, THAU_MEM
87
             ; Calculate decay
    MULS R1
88
    SHLAN 1
80
    ADD R4
90
    MOVR R2
             ; Back to R2 where membrane potential is stored
91
92 RET
93 ;
```

```
94 .ADD_NOISE ; Uses R0, R2 and R5
                            ; LFSR ON
    RANDON
95
     LLFSR ; Noise to ACC
96
     MOVR R5
97
     LDALL ACC, NOISE_MSK
98
99
     AND R5
     SHRN 1
100
     RANDOFF
                             ; LFSR OFF. Arbitrarily here
     FREEZENC
        MOVR R5
104
         RST ACC
         SUB R5
105
     ; Generate signed noise without the negative bias of two's complement
106
107
     UNFREEZE
                                                                    TO MONITOR THE
       MOVSR ACC
108
                                                                τ.
       NOISE
     ADD R2 ; Add to Vmem
109
    MOVR R2 ; Back to R2
110
111 RET
112
113 .SYNAPSE_CALC
       LOADSP
                ; Load Synaptic parameters and spike to R1 & \mathrm{ACC}
114
115
       SHRN 1
                 ; Move spike to flag C
       FREEZENC
116
        M\!O\!V\!A\ R1 ; Synaptic parameter to AC\!C
117
118
           ADD R2
          MOVR R2 ; Save Neural parameter in R2
119
120
       UNFREEZE
121
       RST ACC
122
       STORESP
                ; Stores synaptic parameter and increases BP for next synapse
       processing
123 RET
124
125 .DETECT SPIKE ; Uses R0 and R2
126
     LDALL ACC, VTHRES
     SUB R2
              ; Compare Vth – Vmem
127
     SHLN 1
               ; subtraction sign to C flag
128
129
     RST ACC
      KEEZENC ; If positive, spike
SET ACC
     FREEZENC
130
131
       LDALL R2 VREST ; Vmem to resting potential
132
     UNFREEZE
133
     STOREPS
              ; Push spikes
134
135 RET
136
137 .STORE_NEURON ; uses R0 and R1
              ; Move Vmem from R2 to ACC
    MOVA R2
138
     READMPV NEU_ADDR0 ; Address of real neuron + virt (valid also for non-virtual)
139
     {\rm LOADBP} ; {\rm SNRAM} pointer to currently processed neuron {\rm STORESP} ; {\rm Store} Vmem to {\rm SNRAM}
140
141
142 RET
143 ;
145
147 .MAIN
148 ;
149
150 ; Virtual operation init
151 LAYERV virtual_layers ; Init sequencer vlayers. It is 0 for non-virtual operation
152 LDALL ACC, VLAYERS ; Load defined virtual layers to PE array
```

```
153 SPMOV 0 ; VIRT \leq ACC
154
155 ; Initial instructions
156 GOSUB RANDOM_INIT ; For noise initialization
157
158 .EXEC_LOOP ; Execution loop
159
160 ;
                       - UNCOMMENT AND CHECK FOR GLOBAL SYNAPSES
161 ; LAYER 0 NEURON
162 ; Global synapses (layer 0)
163 ; GOSUB LOAD_NEURON
{\scriptstyle 164} ; GOSUB MEMBRANE_DECAY ; Calculate membrane potential decay
165 ; GOSUB ADD_NOISE
166 ;
167 ; LOADBP GSYN_ADDR
   ; LOOP gsynapses
168
         NOP
169 :
170 ;
         GOSUB SYNAPSE CALC
171 ; ENDL
172 ; End of global synapses
173 ; -
                      - END UNCOMMENT AND CHECK FOR GLOBAL SYNAPSES
174 :
175 LOOP virtual_layers ; Neuron loop for virtual operation
176
       NOP
             ; to prevent pipeline error
       GOSUB LOAD NEURON
177
178
       GOSUB MEMBRANE_DECAY ; Calculate membrane potential decay
       GOSUB ADD NOISE
179
180
       READMPV SYN_ADDR0
       LOADBP
181
         LOOPV V0 ; synaptic loop. Reads number of current-layer synapses
NOP ; to prevent pipeline error
182
183
                GOSUB SYNAPSE_CALC
184
185
            ENDL
        ; Compare and eventually spike
186
       GOSUB DETECT SPIKE
187
       GOSUB STORE_NEURON
188
       INCV
189
190
       ENDL
191 .FINISH
192 NOP
        ; Empty pipeline wait NOPs
193 NOP
194 NOP
195 SPKDIS ; Distribute spikes
196 GOTO EXEC_LOOP ; Execution loop
```

B.2 Algorithm with virtualization

```
breakatwhitespace
1 define virtual_layers 7 ; from 0 up to 7 (1 to 8 layers)
2 define gsynapses 2 ; Up to 32 global synapses
3
4 .DATA
5
6 ; Virtual layers
7
8 V0 = "00000002" ; Number of assigned synapses (s-1) to the main layer
9 V1 = "00000002" ; Number of assigned synapses (s-1) to virtual layer 1
10 V2 = "00000002" ; Number of assigned synapses (s-1) to virtual layer 2
```

```
11 V3 = "00000002" ; Number of assigned synapses (s-1) to virtual layer 3
12 V4 = "00000002" ; Number of assigned synapses (s-1) to virtual layer 4 13 V5 = "00000002" ; Number of assigned synapses (s-1) to virtual layer 5
14 V6 = "00000002"; Number of assigned synapses (s-1) to virtual layer 6
15 V7 = "00000002"; Number of assigned synapses (s-1) to virtual layer 7
16 VLAYERS="00000007"; Number of virtual layers (n-1).
17 ; VLAYERS="00000000" ; Number of virtual layers (n-1).
18
19 ; Membrane potential parameters common to all neurons
20 VREST\!="FFFFE4A8" ; Resting potential -70\ mV=-7000 in tens of of uV
21 VTHRES="FFFFEA84"
                       ; Threshold voltage -55 \text{ mV} = -5500
                       ; Depolarization voltage -80 \text{ mV} = -8000
22 VDEPOL="FFFFE0C0"
23 VACT = "00001771"
                       ; Action potential +10 mV = +1000
24 :
{\scriptstyle 25} ; Synapse parameters common to all neurons come here
26 ; TBD
27 :
28 ; Neural and Synaptic RAM addresses
29 SYN_ADDR0="0000000"
                          ; First address of Synaptic parameters in SNRAM for V = 0.
30 SYN_ADDR1="00000003"
                           ; First address of Synaptic parameters in SNRAM for V = 1.
31 SYN_ADDR2="00000006"
                           ; First address of Synaptic parameters in SNRAM for \mathrm{V}=2\,.
32 SYN_ADDR3="00000009"
                           ; First address of Synaptic parameters in SNRAM for \mathrm{V}=\,3\,.
33 SYN_ADDR4="0000000C"
                           ; First address of Synaptic parameters in SNRAM for V=\,4\,.
34 SYN_ADDR5="0000000F"
                           ; First address of Synaptic parameters in SNRAM for V = 5.
35 SYN_ADDR6="00000012"
                           ; First address of Synaptic parameters in SNRAM for V\,=\,6\,.
36 SYN ADDR7="00000015"
                             First address of Synaptic parameters in SNRAM for V = 7.
37
38 GSYN_ADDR="00000064"
                           ; First address of Global Synaptic parameters in SNRAM.
                           ; First address of Neural parameters in SNRAM (995) for V=0\,.
39 NEU_ADDR0="000003E3"
40 NEU_ADDR1="000003E4"
                           ; First address of Neural parameters in SNRAM (996) for V = 1.
41 NEU_ADDR2="000003E5"
                           ; First address of Neural parameters in SNRAM (997) for V = 2.
42 NEU_ADDR3="000003E6"
                           ; First address of Neural parameters in SNRAM (998) for V=\,3\,.
43 NEU_ADDR4="000003E7"
                             First address of Neural parameters in SNRAM (999) for V = 4.
44 NEU ADDR5="000003E8"
                           ; First address of Neural parameters in SNRAM (1000) for V = 5
45 NEU_ADDR6="000003E9"
                           ; First address of Neural parameters in SNRAM (1001) for V=\,6
46 NEU_ADDR7="000003EA"
                           ; First address of Neural parameters in SNRAM (1002) for V = 7
47
48 SEEDH_ADDR = "000003FD" ; Address of noise seed in SNRAM
49 SEEDL_ADDR = "000003FE";
50 PEID = "000003FF"; Address of PE Identifier number
51 ;
52 ; General constants
53 ;THAU_MEM="00007F00"
                           ; Membrane time constant decay (inverse value). To be tuned
54 THAU_MEM="0000799A"
                          ; Membrane time constant decay (inverse value). To be tuned.
      Thau = 20
55 NOISE_MSK="0000001F" ; Noise mask. To be tuned
56
57 ; Constants for debug
58 \text{ JUMP}_{MV} = "00000100"
                             ; Jump 2.56 mV on spike
59 LFSR_VAL= "0000AAAA"
60 LFSR_VAL2= "00005555"
61
62
63 .CODE
64
65 GOTO MAIN ; Jump to main program
66 ;
     67 ;
```

```
68 :
69 .RANDOM INIT
                    ; Uses R0 and R1
     LOADBP SEEDH_ADDR
70
     LOADSN
71
     SEED
                   ; High seed
72
73
     LOADBP SEEDL_ADDR
     LOADSN
74
     SEED
75
                   ; Low seed
76 RET
77
78 .LOAD_NEURON
                   ; Uses R0, R1, R2 and R3
     READMPV NEU_ADDR0 ; Address of real neuron + virt (valid also for non-virtual)
79
     LOADBP ; SNRAM pointer to currently processed neuron
LOADSN ; Load Neural parameters from SNRAM to R1 & ACC
80
81
     MOVR R2
                ; Move Vmem from ACC to R2
82
83
     MARK
84 RET
85 :
86 MEMBRANE_DECAY ; Uses R0, R4
                                                            TEMPORARY WHILE MULS has
    MOVA R2
87
                                                      ;
       problems. REWRITE when it works
     LDALL R4 VREST
88
89
     SUB R4
     LDALL R1, THAU_MEM
90
     MULS R1
                ; Calculate decay
91
92
     SHLAN 1
     ADD R4
93
94
     MOVR R2
              ; Back to R2 where membrane potential is stored
95 RET
96 :
97 .ADD_NOISE ; Uses R0, R2 and R5
                               ; LFSR ON
     RANDON
98
99
     LLFSR ; Noise to ACC
     MOVR R5
100
     LDALL ACC, NOISE_MSK
101
     \overline{\text{AND}} R5
102
     SHRN 1
103
                                ; LFSR OFF. Arbitrarily here
104
     RANDOFF
     FREEZENC
105
         MOVR R5
106
          RST ACC
107
                     ; Generate signed noise without the negative bias of two's complement
         SUB R5
108
109
     UNFREEZE
       MOVSR ACC
                                                                           TO MONITOR THE
110
       NOISE
111
     ADD R2 ; Add to Vmem
     MOVR R2 ; Back to R2
112
113 RET
114
115 .SYNAPSE CALC
       LOADSP
                ; Load Synaptic parameters and spike to R1 & ACC
116
       SHRN 1
                  ; Move spike to flag C
117
       FREEZENC
118
         M\!O\!V\!A\ R1 ; Synaptic parameter to AC\!C
119
120
            ADD R2
            MOVR R2 ; Save Neural parameter in R2
121
       UNFREEZE
122
       RST ACC
123
                  ; Stores synaptic parameter and increases BP for next synapse
       STORESP
124
       processing
125 RET
```

```
126 :
127 .DETECT_SPIKE ; Uses R0 and R2
     LDALL ACC, VTHRES
128
     SUB R2
              ; Compare Vth – Vmem
129
     SHLN 1
               ; subtraction sign to C flag
130
131
     RST ACC
     \label{eq:FREEZENC} FREEZENC \quad ; \quad \mbox{If positive} \ , \ \mbox{spike}
132
       SET ACC
133
       LDALL R2 VREST ; Vmem to resting potential
134
     UNFREEZE
135
     STOREPS
              ; Push spikes
136
137 RET
138
139 .STORE_NEURON ; uses R0 and R1
              ; Move Vmem from R2 to ACC
    MOVA R2
140
     READMPV NEU_ADDR0 ; Address of real neuron + virt (valid also for non-virtual)
141
     LOADBP ; SNRAM pointer to currently processed neuron
142
     STORESP ; Store Vmem to SNRAM
143
144 RET
145 ;
147
    148 ;
149 .MAIN
150 ;
151
152 ; Virtual operation init
153 LAYERV virtual_layers ; Init sequencer vlayers. It is 0 for non-virtual operation
154 LDALL ACC, VLAYERS ; Load defined virtual layers to PE array 155 SPMOV 0 ; VIRT <= ACC
156
157 ; Initial instructions
158 GOSUB RANDOM_INIT ; For noise initialization
159
160 .EXEC_LOOP ; Execution loop
161
                     - UNCOMMENT AND CHECK FOR GLOBAL SYNAPSES
162 ;
163 ; LAYER 0 NEURON
164 ; Global synapses (layer 0)
165 ; GOSUB LOAD_NEURON
166 ; GOSUB MEMBRANE_DECAY ; Calculate membrane potential decay
167 ; GOSUB ADD_NOISE
168 ;
169 ; LOADBP GSYN_ADDR
170 ; LOOP gsynapses
171 ;
         NOP
172 ;
         GOSUB SYNAPSE_CALC
173 ; ENDL
174 ; End of global synapses
175 ;
                    - END UNCOMMENT AND CHECK FOR GLOBAL SYNAPSES
176
177 LOOP virtual_layers ; Neuron loop for virtual operation
       NOP ; to prevent pipeline error
178
       GOSUB LOAD NEURON
179
       GOSUB MEMBRANE_DECAY ; Calculate membrane potential decay
180
        GOSUB ADD_NOISE
181 ;
       READMPV SYN_ADDR0
182
       LOADBP
183
         LOOPV V0 ; synaptic loop. Reads number of current-layer synapses
NOP ; to prevent pipeline error
184
185
               GOSUB SYNAPSE_CALC
186
```

```
ENDL
187
        ; Compare and eventually spike
188
        GOSUB DETECT_SPIKE
189
        GOSUB STORE_NEURON
190
        INCV
191
192
        ENDL
193 .FINISH
194\ensuremath{\operatorname{NOP}} ; Empty pipeline wait NOPs
195 NOP
196 NOP
197 SPKDIS ; Distribute spikes
198 GOTO EXEC_LOOP ; Execution loop
```

B.3 Algorithm with monitoring instruction

```
breakatwhitespace
```

```
1 LOOP virtual_layers ; Neuron loop for virtual operation
       NOP
              ; to prevent pipeline error
 2
 3
       GOSUB LOAD_NEURON
       GOSUB \ \underline{MEMBRANE\_DECAY} \ ; \ Calculate \ membrane \ potential \ decay
 4
       GOSUB ADD_NOISE
 5
       READMPV SYN_ADDR0
 6
 7
       LOADBP
         LOOPV V0 ; synaptic loop. Reads number of current-layer synapses
NOP ; to prevent pipeline error
GOSUB SYNAPSE_CALC
 8
 9
10
           ENDL
11
12
       ; Compare and eventually spike
       GOSUB DETECT_SPIKE
13
       GOSUB STORE_NEURON
14
       LOADBP PEID
15
       LOADSN
16
17
       MOVR R3
       MOVA R0
18
19
       STOREB
       MONIT R3
20
       INCV
21
22
       ENDL
23 .FINISH
24 NOP ; Empty pipeline wait NOPs
25 NOP
26 NOP
27 SPKDIS ; Distribute spikes
28 GOTO EXEC_LOOP ; Execution loop
```

Appendix C Netlist

C.1 Delay line 4x4 (no virtualization)

C.2 Oscillator 4x4 (no virtualization)

	breakatwhitespace												
1	# 1	pre	esy	'n	р	ost	tsy	'n					
2	#i	v	r	\mathbf{c}	i	v	r	\mathbf{c}	\mathbf{s}	$_{\rm ph}$	$_{\rm pl}$		
3	0	0	0	0	0	0	0	1	1	2500	0		
4	0	0	0	1	0	0	0	2	1	2500	0		
5	0	0	0	2	0	0	0	3	1	2500	0		
6	0	0	0	3	0	0	1	0	1	2500	0		
7	0	0	1	0	0	0	1	1	1	2500	0		
8	0	0	1	1	0	0	1	2	1	2500	0		

9	0	0	1	2	0	0	1	3	1	2500	0
10	0	0	1	3	0	0	2	0	1	2500	0
11	0	0	2	0	0	0	2	1	1	2500	0
12	0	0	2	1	0	0	2	2	1	2500	0
13	0	0	2	2	0	0	2	3	1	2500	0
14	0	0	2	3	0	0	0	0	1	2500	0

C.3 Oscillator (with virtualization)

Appendix D

VHDL source files

D.1 PE_ARRAY

break at white space

1 -

```
2 --- Project Name: HEENS
 3 --- Design Name:
                       PE_array.vhd
                       PE\_array - connection
 4 — Module Name:
5 ---
 6 --- Creator: Sergi Juan
 7 --- Modified: Roberto Gattuso
8 --- Modified: Corrado Bonfanti
9 ---
10 --- Company: Universitat Politecnica de Catalunya (UPC)
11 ---
12 ---
13 --- Description:
14 --- Array of PE rows
15 library IEEE;
16 use IEEE.std_logic_1164.all;
17 use work.log_pkg.all;
18 use work.SNN_pkg.all;
19 use ieee.numeric_std.all;
20
21 entity PE_array is
22
     generic (
              LoadInitFile: integer
23
24
              );
25
      port (
                              : in std_logic;
26
              en_si
              clk
                             : in std_logic;
27
              reset : in std_logic;
reset_spike : in std_logic;
row_pe : in std_logic_vector(4 downto 0);
28
29
30
31
              col\_pe
                             : in std_logic_vector(4 downto 0);
                            : in std_logic_vector(31 downto 0);
: in std_logic_vector(17 downto 0);
              BRAMD_seq
32
              BRAMA_spike
33
              config
                             : in std_logic;
34
                             : in
: in
              AM_on
                                    std_logic;
35
36
              sp_IntExt
                                    std_logic;
                             : in std_logic;
              en monit
37
```

```
block_monit : in std_logic;
38
             vlayers_count : in std_logic_vector(vlayer_bits downto 0);
start_monit : out std_logic;
39
40
41
             eo_spike
                            : out std_logic;
                           : out std_logic;
             spike_valid
42
43
             row_sp
                            : out std_logic_vector(4 downto 0);
                            : out std_logic_vector(4 downto 0);
             col_sp
44
                           : out std_logic_vector (2 \text{ downto } 0);
45
             virt_sp
                            : out monit_type
46
             monit_out
47
             ):
48 end PE_array;
49
50 architecture interconnect of PE_array is
51
       component PE_row is -- Processing Element Row
53
       generic (
54
             row number: integer;
             LoadInitFile: integer
55
56
             );
       port (-- Ports of PE row
57
             clk
                            : in
                                     std_logic;
58
                                     std_logic;
std_logic;
59
             reset
                              : in
60
             reset_spike
                              : in
61
             next_virt
                              : in
                                     std_logic;
                                     std_logic_vector(vlayer_bits downto 0);
             vlavers
                              : in
62
63
             BRAMD_seq
                              : in
                                     std_logic_vector(31 downto 0);
                              : in
                                     std_logic_vector(17 downto 0);
             BRAMA_spike
64
             config
                              : in
                                     std_logic;
65
                                     std_logic;
std_logic;
             AM_on
                              : in
66
             sp_IntExt
67
                              : in
             enable_x
                              : in
                                     std_logic_vector(size_x_1 downto 0);
68
             enable_y
                              : in
                                     std_logic;
69
70
             next\_PE\_row
                              : in
                                     std_logic;
                              : in
                                     std_logic;
             next monit row
71
             monit_block
72
                             : in
                                     std_logic;
                                     std_logic_vector(size_x_1 downto 0);
73
             spike_inR
                              : in
                              : out std_logic_vector(size_x_1 downto 0);
74
             spike_outR
75
             monit_data_in : out monit_type;
             monit_data_out : out monit_type
76
77
             );
78
       end component;
79
      -- other signals of the architecture ....
80
81
82
83
       -- Monitoring signals
                monit_typeA is array(size_y_1 downto 0) of monit_type;
       type
84
       signal
                monit\_inA
                                    : monit_typeA;
85
                monit\_outA
                                     : monit_typeA;
       signal
86
                                       : integer range 0 to size_y;
87
       signal
                PE\_count\_monit
       signal
                next row monit
                                       : std logic;
88
                                       : std_logic;
89
       signal
                next_row_monit_aux
                en\_monit\_del
                                     : std_logic;
90
       signal
                en\_monit\_aux
                                     : std_logic;
91
       signal
92
93 begin -- interconnect of net_addr
94
    - Array of PE_row (Arrays of PE) port map generation
95
       gPEi: for i in 0 to size_y_1 generate --- rows
96
97
           PEi: entity work.PE_row
           generic map (i,
98
```

```
LoadInitFile)
99
            port map(
100
                       clk.
                       reset,
                       reset\_spike ,
103
104
                       shift_sp ,
                       vlayers count,
106
                       BRAMD_seq,
                       BRAMA_spike,
107
108
                       config,
                       AM_on,
109
                       sp_IntExt,
110
111
                       en_col(size_x_1 downto 0),
112
                       en_row(i),
                       next\_PE\_row
113
                       next_row_monit,
114
                       block_monit,
115
                       spike_inA(i)(size_x_1 downto 0),
117
                       spike_outA(i)(size_x_1 downto 0),
                       monit_inA(i)(size_x_1 downto 0),-- monit_data_in
118
                       monit_outA(i)(size_x_1 downto 0)-- monit_data_out
119
120
                       );
        end generate gPEi;
121
      - Spikes connection and controller FSM ....
123
124
125
126
    -- 1st Row start vector
        gmonit_in0: for j in 0 to size_x_1 generate
127
            \label{eq:monit_in0: monit_inA(0)(j)(15 \ downto \ 0) <= \ (others \implies \ '0\,');
128
129
        end generate gmonit_in0;
130
131
        Array Interconnect
         gmonitA_coli: for i in 0 to size_x_1 generate
132
133
            gmonitA_rowj: for j in 0 to (size_y_1 - 1) generate
                 monitAj: monit_inA(j+1)(i)(15 downto 0) <= monit_outA(j)(i)(15 downto 0);
134
            end generate gmonitA_rowj;
135
136
        end generate gmonitA_coli;
        Monit data transfer FSM
137
138
        monit_transfer_process: process(clk)
        begin
139
            if clk 'event and clk = '1' then
140
                 if (reset = '1') then
141
                      PE_count_monit <= size_y;</pre>
142
                      next_row_monit_aux <= '0';</pre>
143
                 elsif (next_row_monit_aux = '1') then
144
                      if (block_monit = '1') then
145
                          next_row_monit_aux <= '1';</pre>
146
                          PE_count_monit <= PE_count_monit;</pre>
147
148
                      else
                          if (PE count monit = 0) then
149
                               PE_count_monit <= size_y;</pre>
150
                              next_row_monit_aux <= '0';</pre>
151
                          else
152
                               PE\_count\_monit <= PE\_count\_monit - 1;
                               next_row_monit_aux <= '1';</pre>
154
                          end
                              if;
                      end if;
156
                 elsif (en_monit = '1') then
157
                      PE\_count\_monit <= PE\_count\_monit - 1;
158
                      next_row_monit_aux <= '1';</pre>
159
```

```
end if;
160
            end if;
161
162
        end process;
163
        start_monit <= next_row_monit_aux;</pre>
164
165
        next_row_monit <= next_row_monit_aux and (not block_monit);</pre>
166
167
        output monitoring data assignment
        monit_out_process: process(clk)
168
        begin
169
170
            if clk 'event and clk = '1' then
                 if (reset = '1') then
171
                     for i in 0 to size_x_1 loop
172
                          monit_out(i) \ll (others \implies '0');
173
                     end loop;
174
                 elsif (next_row_monit = '1') then
175
176
                     monit_out <= monit_outA(size_y_1);</pre>
                 end if;
177
178
            end if;
        end process;
179
180
        -- Other logic for virtualization and debugging ....
181
182
183
184 end architecture interconnect; --- of PE_array
```

D.2 PE_ROW

break at white space

```
2 --- Project Name: HEENS
                       \mathrm{PE}\_\mathrm{row.\,vhd}
 3 --- Design Name:
 4 --- Module Name:
                       PE\_row - connection
 5 ---
 6 --- Creator: Sergi Juan
 7 --- Modified: Roberto Gattuso
 8 --- Modified: Corrado Bonfanti
 9 --- Company: Universitat Politecnica de Catalunya (UPC)
10 library IEEE;
11 use IEEE.std_logic_1164.all;
12 use work.log_pkg.all;
13 use work.SNN_pkg.all;
14 use ieee.numeric_std.all;
15
16 entity PE_row is
            generic (
17
18
                   row_number: integer;
                   LoadInitFile: integer
19
20
            );
21
       port (
              clk
                                 : in std_logic;
22
23
              reset
                                 : in
                                        std_logic;
                                        std_logic;
std_logic;
24
              reset_spike
                                 : in
                                 : in
25
              next_virt
              vlayers
                                 : in
                                        std_logic_vector(vlayer_bits downto 0);
26
              BRAMD_seq
                                        std_logic_vector(31 downto 0);
std_logic_vector(17 downto 0);
27
                                 : in
28
              BRAMA_spike
                                 : in
                                 : in
                                        std_logic;
29
              config
```

```
std_logic;
30
             AM_on
                               : in
                                      std_logic;
std_logic_vector(size_x_1 downto 0); ---
31
              sp IntExt
                               : in
              enable_x
                               : in
32
              enable_y
                               : in
                                      std_logic;
33
              next_PE_row
                               : in
                                      std\_logic;
34
35
              next\_monit\_row
                               : in
                                      std_logic;
                               : in
                                      std_logic;
              monit_block
36
              spike_inR
                                      std_logic_vector(size_x_1 downto 0);
37
                               : in
                               : out std_logic_vector(size_x_1 downto 0);
38
              spike_outR
              monit_data_in
                               : in monit_type;
39
40
              monit_data_out : out monit_type
41
42 end PE_row;
43
44 architecture connection of PE_row is
45
       component PE is -- Processing Element cell
46
47
       generic (
48
                row_number : integer;
                col_number : integer;
49
                {\tt LoadInitFile: integer}
50
51
                );
52
       port (
53
           clk
                            : in std_logic;
                            : in
           reset
                                   std_logic;
54
55
           reset_spike
                            : in
                                   std_logic;
                                   std_logic;
           next_virt
                            : in
56
57
           vlayers
                            : in
                                   std_logic_vector(vlayer_bits downto 0);
                            : in
           BRAMD_seq
                                   std\_logic\_vector(31 \ downto \ 0);
58
                                   std_logic_vector(17 downto 0);
59
           BRAMA_spike
                            : in
                            : in
                                   std_logic;
60
           config
                            : in
           AM_on
                                   {\tt std\_logic};
61
                            : in
62
           sp_IntExt
                                   std_logic;
                            : in
                                   std logic;
           en_x
63
64
           en_y
                            : in
                                   std_logic;
           en_spike_tx
                            : in
65
                                   std_logic;
                                   std_logic;
                            : in
66
           en monit tx
67
           spike_input
                            : in
                                   std_logic;
           spike_output : out std_logic;
data_in_monit : in std_logic_vector(15 downto 0);
68
69
           data_out_monit : out std_logic_vector(15 downto 0)
70
       );
71
72
       end component;
73
74
75
   -- Other signals of the entity ....
76
77 begin
78
   -- Row of PE port map generation
79
       gPEj: for j in 0 to size_x_1 generate -- columns
80
           PEj: entity work.PE
81
           generic map(row_number,
82
83
                             j,
84
                             LoadInitFile
                                     )
85
86
           port map(
                     clk,
87
                     reset,
88
89
                     reset_spike_reg ,
                     next_virt ,
90
```

116

```
91
                       vlayers,
                      BRAMD_seq_reg,
92
                      BRAMA_spike_reg,
93
                       config_reg,
94
                      \mathrm{AM\_on\_reg}\,,
95
96
                      sp_IntExt_reg,
                      enable_x_reg(j),
97
                      enable\_y\_reg\,,
98
                      next_PE_row,
99
                      next_monit_row ,-- en_monit_tx
100
101
                      spike_inR(j),
                      spike_outR(j)
                      monit_data_in(j)(15 downto 0),-- data_in_monit
103
                      monit_data_out(j)(15 downto 0)-- data_out_monit
104
                      );
        end generate gPEj;
106
107
108
        -- Signal registering for timing ....
109
110
111
112 end architecture connection; --- of PE_row
```

D.3 PE

breakatwhitespace

```
1 -
2 --- Project Name:
                     HEENS
3 --- Design Name:
                     PE.vhd
4 --- Module Name:
                     PE - behavioral
5 ---
6 --- Creator: Sergi Juan & Jordi Madrenas
7 --- Modified: Roberto Gattuso
8 -- Modified: Corrado Bonfanti
9 ---
10 --- Company: Universitat Politecnica de Catalunya (UPC)
11 library IEEE;
12 use ieee.std_logic_1164.all;
13 use IEEE.STD_LOGIC_MISC. all;
14 use ieee.std_logic_unsigned.all;
15 use ieee.numeric_std.all;
16 use work.log_pkg.all;
17 use work.SNN_pkg.all;
18
19
20 entity PE is
21
       generic (
           row_number : integer;
22
23
           col_number : integer;
           LoadInitFile: integer
24
      );
25
26
       port(
           clk
                           : in
                                 std_logic;
27
                                 std_logic;
                           : in
28
           reset
           reset_spike
                           : in
                                 std_logic;
29
           next\_virt
                                 std\_logic;
30
                           : in
                                 std_logic_vector(vlayer_bits downto 0);
31
           vlayers
                           : in
           BRAMD seq
                           : in std_logic_vector(31 downto 0);
32
```

```
BRAMA_spike
                                   std_logic_vector(17 downto 0);
33
                            : in
                                   std_logic;
std_logic;
34
            config
                            : in
                            : in
           AM on
35
            sp_IntExt
                                   std_logic;
36
                            : in
                            : in
                                   std_logic;
37
           en_x
38
            en_y
                            : in
                                   std_logic;
           en\_spike\_tx
                            : in
                                   std_logic;
39
                                   std_logic;
40
            en_monit_tx
                            : in
            spike_input
                            : in
                                   std_logic;
41
                            : out std_logic;
            spike_output
42
                                   std_logic_vector(15 downto 0);
43
            data_in_monit : in
            data_out_monit : out std_logic_vector(15 downto 0)
44
       ):
45
46 end PE;
47
48 architecture behavioral of PE is
49
       component SynapNeuralMemory is
50
51
       generic (
           row_number : integer;
52
            col_number : integer;
53
            LoadInitFile: integer
54
55
       );
56
       port(
            clka
                 : in
                        std_logic;
57
58
            ena
                  : in STD_LOGIC;
                  : in std_logic_vector(0 downto 0);
            wea
59
60
            addra : in
                        std_logic_vector(9 downto 0);
           dina : in std_logic_vector(31 downto 0);
douta : out std_logic_vector(31 downto 0)
61
62
63
       );
       end component;
64
65
       component spike_RAMs is
66
67
       generic (
            row_number : integer;
68
           col_number : integer;
69
            LoadInitFile: integer
70
       );
71
72
       port(
            clk
73
                         : in
                                std_logic;
                                {\tt std\_logic}\,;
74
            reset
                         : in
75
                         : in
                                std_logic;
            en
            Sp_IntExt
                         : in
                                std_logic;
76
                                std\_logic\_vector(AER\_RX\_WIDTH - 1 downto 0);
77
            BRAMA_spike : in
78
            BRAMD_seq : in
                                std_logic_vector(GLOBAL_SYN - 1 downto 0);
           Config
                         : in
                               std_logic;
79
           AM_on
                         : in std_logic;
80
           reset_spikeReg : in std_logic;
GblSpike : out std_logic_vector(GLOBAL_SYN - 1 downto 0);
81
82
                         : out std logic vector ((LOCAL SYN) - 2 downto 0)
            LclSpike
83
       );
84
       end component;
85
86
87
       component REG is
88
       port(
            clk
                       : in
                             std_logic;
89
            reset
                       : in
                             std_logic;
90
           regcode
                       : in
                             std_logic_vector(2 downto 0);
91
92
                       : in
                             std_logic_vector(7 downto 0);
            en
            data_in0
                      : in
                             std_logic_vector(15 downto 0);
93
```

```
data_in1
                      : in
                             std_logic_vector(15 downto 0);
94
                             std_logic_vector(15 downto 0);
std_logic_vector(15 downto 0);
            data in2
                      : in
95
            data_in3
96
                      : in
                             std_logic_vector(15 downto 0);
97
            data_in4
                       : in
            data_{in5}
                             std_logic_vector(15 downto 0);
                       : in
98
99
            data_in6
                       : in
                             std_logic_vector(15 downto 0);
            data_in7
                       : in
                             std_logic_vector(15 downto 0);
100
            data_out0 : out std_logic_vector(15 downto 0);
                             std_logic_vector(15 downto 0);
            data_out1
                       : out
            data_out2 : out std_logic_vector(15 downto 0);
            data_out3 : out std_logic_vector(15 downto 0);
104
            data_out4 : out std_logic_vector(15 downto 0);
            data_out5 : out std_logic_vector(15 downto 0);
106
107
            data_out6 : out std_logic_vector(15 downto 0);
            data_out7 : out std_logic_vector(15 downto 0)
108
109
       );
       end component;
110
111
112
       component BUF is
113
       port (
            clk
                       : in
                             std_logic;
114
                             {\tt std\_logic}\,;
                      : in
115
            reset
116
            en
                      : in
                            std_logic;
            data_in : in std_logic_vector(15 downto 0);
117
            data_out : out std_logic_vector(15 downto 0)
118
119
       ):
       end component;
120
121
       component ALU is
123
       port(
            clk
                     : in
124
                            std_logic;
                     : in
125
            reset
                            std_logic;
126
            InA
                      : in
                            std_logic_vector(15 downto 0);
127
            InB
                     : in
                            std_logic_vector(15 downto 0);
           OP CODE : in
128
                            std_logic_vector(5 downto 0);
129
            OutCarry : out std_logic;
            OutZero : out std_logic;
130
131
            OutSolve : out std_logic_vector(31 downto 0)
       );
132
       end component;
     - Operation Signals
135
       signal data in
                        : std_logic_vector(15 downto 0);
136
       signal addr_reg : std_logic_vector(2 downto 0);
137
138
       signal addr_reg2 : std_logic_vector(3 downto 0);
139
       signal opcode
                          : std_logic_vector(5 downto 0);
       signal PE_en
                          : std_logic;
140
141
       Register Bank Signals
142
                          : std_logic_vector(2 downto 0);
143
       signal regcode
       signal REG en
                          : std logic vector (7 downto 0);
144
       signal en_addr
                          : std_logic_vector(7 downto 0);
145
                            std_logic_vector(7 downto 0);
146
       signal en_op
                          :
       signal data_in0
                           std_logic_vector(15 downto 0);
147
                         :
       signal data_in1
                          : std_logic_vector(15 downto 0);
148
       signal data_in2
                           std_logic_vector(15 downto 0);
149
                          :
                           std_logic_vector(15 downto 0);
150
       signal data_in3
                          :
                          : std_logic_vector(15 downto 0);
       signal data_in4
       signal data_in5
                          : std_logic_vector(15 downto 0);
152
       signal data_in6
                          : std_logic_vector(15 downto 0);
       signal data_in7
                         : std_logic_vector(15 downto 0);
154
```

```
signal data_out0 : std_logic_vector(15 downto 0);
155
        signal data_out1 : std_logic_vector(15 downto 0);
signal data_out2 : std_logic_vector(15 downto 0);
156
157
        signal data_out3 : std_logic_vector(15 downto 0);
158
        signal data_out4 : std_logic_vector(15 downto 0);
159
160
        signal data_out5 : std_logic_vector(15 downto 0);
        signal data_out6 : std_logic_vector(15 downto 0);
161
162
        signal data_out7 : std_logic_vector(15 downto 0);
163
      - Monitoring Buffer signals
164
        signal en_buf_aux, en_buf: std_logic;
165
        signal data_in_buf: std_logic_vector(15 downto 0);
166
167
168
    -- Other signals of the entity ....
169
170
171 begin
172
173
                  \leq = BRAMD\_seq(27 \text{ downto } 12);
174
        data_in
        addr_reg \ll BRAMD_seq(8 downto 6);
175
        addr_reg2 \ll BRAMD_seq(9 \text{ downto } 6);
176
                   <= BRAMD_seq(5 downto 0) when config = '0' else
177
        opcode
                       (others \implies '0');
178
179
180
    -- All control and arithmetic hardware of the PE ....
181
182
183
184
185
        with opcode select
        en_buf_aux <= '1' when STOREB,
186
                        '0' when others;
187
188
189
        en_buf <= en_buf_aux or en_monit_tx;
190
        data_in_buf <= data_out0 when (en_monit_tx = '0') else data_in_monit;</pre>
191
192
193
194
        with opcode select
195
        regcode <= "001" when RST,
"010" when SET,
196
197
                     "011" when SWAPS,
198
                     "100" when MOVSR,
199
                     "101" when MOVRS,
200
                     "000" when others; -- External write case
201
202
       Register Enable vector
203
204
        with opcode select
        en_op <= en_addr when LDALL | MOVR | SWAPS | RST | SET | MOVRS | MOVSR,
205
                  "00000001" when LLFSR | SHLN | SHRN | RTL | RTR | INC | DEC | OP_ADD
206
        OP_SUB |
                  MULS | OP_AND | OP_OR | INV | OP_XOR | MOVA | SHLAN | SHRAN | BITSET |
       BITCLR,
207
                  "00000011" when LOADSP | LOADSN | MUL,
                  "00000000" when others;
208
209
      - Register enable vector by address
210
        with addr reg select
211
        en_addr <= "00000001" when "000",
"00000010" when "001",
212
213
```

```
" 00000100 " when " 010 " ,
214
                       "00001000" when "011",
"00010000" when "100",
215
216
                       "00100000" when "101",
217
                       "01000000" when "110",
218
                       "10000000" when "111",
219
                       "00000000" when others;
220
221
      - Auxiliary ALU_B operand
222
         with addr_reg select
223
         B_aux \ll data_out0 when "000",
224
                    data_out1 when "001",
data_out2 when "010",
225
226
                     data_out3 when "011"
227
                    data_out4 when "100"
data_out5 when "101"
228
229
                    data_out6 when "110"
230
                    data_out7 when "111"
231
232
                    X"0000"
                               when others;
233
234
235
          -- ....
236
         Write R0 (ACC)
237
         with opcode select
238
239
         data_in0 <= data_in when LDALL,
                        LFSR(15 downto 0) when LLFSR,
240
241
                        (SynNeuMem_DataOUT(15 downto 1) & spike_a ) when LOADSP | LOADSN,
                        x"0000" when RST,
x"FFFF" when SET,
242
243
                        B_aux when MOVA,
244
                        data_out0 when MOVR,
245
246
                        ALU_Solve(15 downto 0) when others;
247
248
249
          --- . . . .
250
251
        Register port map
         \mathrm{REG\_inst:}\ \mathrm{REG}
252
253
         port map(
254
              clk
                           \Rightarrow clk,
255
              reset
                          \Rightarrow reset.
256
              regcode
                           \Rightarrow regcode,
                           \Rightarrow REG_en,
257
              en
              data_in0
258
                          \Rightarrow data_in0,
259
              data_in1
                          \Rightarrow data_in1,
                          \implies data_in2,
              data_in2
260
              data_in3
                          \Rightarrow data_in3,
261
              data_in4
                          \Rightarrow data_in4,
262
263
              data_in5 \implies data_in5,
              data in6 \implies data in6,
264
              data_in7 \implies data_in7,
265
              data_out0 => data_out0,
266
              data_out1 => data_out1,
267
268
              data_out2 \implies data_out2,
              data_out3 => data_out3,
269
              data_out4 => data_out4,
270
              data_out5 \implies data_out5,
271
              data_out6 \implies data_out6,
272
273
              data_out7 \implies data_out7
         );
274
```

```
275
276
277
278
        Buffer monitor port map
279
280
         Buffer_inst: BUF
         port map(
281
                        \Rightarrow clk,
282
              clk
                   reset \implies reset,
283
                             \Rightarrow en buf,
284
                   en
285
                   data_in => data_in_buf,
                   data\_out \implies data\_out\_monit
286
287
              );
288
289 end behavioral;
```

D.4 Z_AER_interface (first version)

break at white space

1 -

```
2 --- Project: High Speed Serial AER interface for communicate SNN
3 — Engineer: Agosto 2016 – Mireya Zapata
4
5 --- Module Name: Z_AER_INTERF.vhd
6 ---
7 - Description: Interface that allows the connection between HEENS and high speed AER
       module
8 --- Dependencies: SNN_PKG.vhd
9 — modified: Corrado Bonfanti
10 library IEEE;
11 use IEEE.STD_LOGIC_1164.all;
12 use ieee.std_logic_arith.all;
13 use IEEE.STD_LOGIC_MISC.all;
14 use IEEE.STD_LOGIC_UNSIGNED. all;
15
16 library work;
17 use work.SNN_pkg.all;
18
19 entity Z_AER_INTERFACE is
20
      port (
                               : in std_logic;
21
          reset
           -- AER side. -- AER_clk_in CLOCK DOMAIN --
22
                            : in std_logic;
23
           AER_clk_in
                               : in
                                     std_logic;
24
           eo tx data
           \texttt{eoconf\_done}
                              : in std_logic;
25
           dlyEmpty
                              : out std_logic;
26
27
           -- tx data -
                              : in std_logic;
           En_ErrFifo
28
           OutFifoEn
29
                              : in std_logic;
                              : out std_logic_vector(0 to AER_TX_WIDTH - 1);
: out std_logic;
           OutFifoData
30
           OutFifoEmpty
31
           {\it OutFifoValid}
                              : out std_logic;
32
33
             - mon data -
                             : in std_logic;
           MonFifoEn
34
           MonFifoData
                              : out std_logic_vector(0 to 15);
35
           MonFifoEmpty
                              : out std_logic;
36
37
           MonFifoValid
                               : out std_logic;
            — — rx data -
38
```

```
AER_rx_data_out : in std_logic_vector(AER_RX_WIDTH-1 downto 0);
39
           AER_rx_valid_out : in std_logic;
40
           AER_rst_spikes_in: in std_logic;
41
                        - HEENS_Side
42
           HEENS_clk
                            : in std_logic;
43
44
           -- rx side
           aer_addr_out
                            : out std_logic_vector(AER_RX_WIDTH-1 downto 0);
45
46
           monit_block
                            : out std_logic;
                  Configuration data
47
           ph_conf
                             : in std_logic;
48
           ph_dist
                              : in std_logic;
49
           enFIFO
                                     std_logic;
                              : in
50
                      -Own Data INPUT FIFO
51
           Z_ownCnfData
                             : in STD_LOGIC_VECTOR(31 downto 0);
52
           Z_ownCnfWr
                              : in
                                     std_logic;
53
                              – HEENS TO AER_SRT –
54
                              : in std_logic_vector(4 downto 0);
55
           row_sp
           col\_sp
56
                              : in
                                     std_logic_vector(4 downto 0);
57
           virt
                              : in
                                     std_logic_vector(2 downto 0);
                              : in
                                     std_logic;
           spike\_valid
58
                              : in
                                     std_logic;
59
           eo_exec
                                     monit\_type;
                              : in
           monit_data_in
60
61
           start_monit
                              : in
                                     std_logic;
                               -AER_SRT TO HEENS -
62
           AM on
                            : out std_logic;
63
           BRAMA_spike
64
                            : out std_logic_vector(AER_RX_WIDTH-1 downto 0);
                            : out std_logic_vector(31 downto 0);
           AddConf
65
66
           DataConf
                            : out std_logic_vector(31 downto 0);
           Sp_IntExt
                            : out std_logic
67
68
       );
69 end entity;
70
71 architecture arc of Z_AER_INTERFACE is
72
73
       component mem_zdelay IS
           PORT(
74
75
               clka : IN
                            STD_LOGIC;
76
               ena
                    : IN
                            STD_LOGIC;
                           STD_LOGIC_VECTOR(0 DOWNIO 0);
STD_LOGIC_VECTOR(10 DOWNIO 0);
                     : IN
77
               wea
78
               addra : IN
               dina : IN STD_LOGIC_VECTOR(4 DOWNIO 0);
79
               douta : OUT STD_LOGIC_VECTOR(4 DOWNIO 0)
80
81
           );
      END component;
82
83
84
       component monitFIFO is
           PORT (
85
                             : IN STD_LOGIC;
86
               \mathrm{r\,s\,t}
               wr_clk
                             : IN STD_LOGIC;
87
                             : IN STD_LOGIC;
88
               rd_clk
                             : IN STD LOGIC VECTOR(15 DOWNIO 0);
               din
89
                             : IN STD_LOGIC;
90
               wr_en
               rd\_en
                             : IN STD_LOGIC;
91
                             : OUT STD LOGIC VECTOR(15 DOWNIO 0);
               dout
92
               full
                             : OUT STD_LOGIC;
93
                  almost_full : OUT STD_LOGIC;
94
                             : OUT STD_LOGIC;
95
               empty
               almost_empty : OUT STD_LOGIC;
96
               valid
                            : OUT STD_LOGIC
97
           );
98
      END component;
99
```

```
100
          Other signals of the entity ....
101
       -- Monitoring controller -
104
       type mon_fsm is (mon_IDLE, mon_WRITE );
105
       signal mon_state : mon_fsm;
106
107
       signal dIn_monitfifo
                                 : std_logic_vector(15 downto 0);
108
       signal MonitFifoData_i : std_logic_vector(15 downto 0);
109
       signal MonitFifoEmpty_i : std_logic;
110
       signal MonitFifoFull_i : std_logic;
       signal MonitFifoValid_i : std_logic;
112
       signal rd_monitfifo
113
                                : std_logic;
                                 : std_logic;
       signal wr_monitfifo
114
115
       signal wr_mon_en
                                 : std_logic;
       signal monit_block_i
                                 : std logic;
116
                                 : std_logic_vector( (log2_size_x_1 - 1) downto 0);
117
       signal monit_count
118 begin
119
                                    ----- OUTPUT_FIFO
                                                            HEENS TO AER -
120
121
       ___ _
                                          – INPUT FIFO
                                                           (AER \rightarrow HEENS)
123
         _____
124
125
                                               - READ CONFIGURATION DATA
126
127
       __ _
128
          - ---
                                                    DELAY CONTROLLER
129
         130
131
        ____
                                        — ERROR DETECTION
133
134
       ___ _
                                               —— MONITORING CONTROLLER
135
136
       ___ _
137
       monit_fifo_inst : monitFIFO
138
139
           PORT map(
                rst
                              \Rightarrow reset,
140
                {\rm rd\_clk}
                             \Rightarrow AER clk in,
141
                wr_clk
                              => HEENS_clk,
142
                din
                              => dIn_monitfifo,
143
                wr_en
                              \implies wr_monitfifo,
144
145
                rd_en
                              => rd_monitfifo,
                              => MonitFifoData_i,
146
                dout
                full
                              => MonitFifoFull_i,
147
                almost_full \implies OPEN,
148
                              => MonitFifoEmpty_i,
149
                empty
                almost\_empty \implies OPEN,
150
                valid
                              => MonitFifoValid_i
            );
152
153
       MonFifoEmpty <= MonitFifoEmpty_i;</pre>
154
       MonFifoValid <= MonitFifoValid_i;
155
       MonFifoData <= MonitFifoData_i;</pre>
156
       wr_monitfifo <= wr_mon_en and (not MonitFifoFull_i);</pre>
157
       rd_monitfifo <= MonFifoEn;</pre>
158
159
       monit_block <= monit_block_i or MonitFifoFull_i;</pre>
160
```

```
process(HEENS_clk)
161
162
        begin
            if (rising_edge(HEENS_clk)) then
163
                 case mon_state is
164
                     when mon_IDLE =>
165
                          if (start_monit = '1' and MonitFifoFull_i = '0') then
166
                              mon_state <= mon_WRITE;</pre>
167
168
                          else
                              mon_state <= mon_IDLE;</pre>
169
                          end if:
170
                     when mon_WRITE \Rightarrow
171
                          172
         '1') then
                              mon_state <= mon_WRITE;</pre>
173
                          else
174
175
                              mon_state <= mon_IDLE;</pre>
176
                          end if;
177
                     when others \Rightarrow
178
                         mon\_state \le mon\_IDLE;
                 end case;
179
            end if;
180
        end process;
181
182
        -- Output depends solely on the current state
183
        process(mon_state)
184
185
        begin
            case mon_state is
186
187
                 when mon_IDLE \Rightarrow
                     wr_mon_en
                                   <= '0';
188
189
                 when mon_WRITE =>
                                    <= '1';
190
                    wr_mon_en
                 when others \Rightarrow
191
                                    <= '0';
192
                     wr_mon_en
            end case;
193
194
        end process;
195
       -- Process to let the FIFO loads all the elements of "monit_data"
196
197
     -- input (there are "size_x" data to load)
198
        monit_count_process: process(HEENS_clk)
199
200
        begin
            if (rising_edge(HEENS_clk)) then
201
202
                 if (reset = '1') then
                     monit_block_i <= '0';</pre>
203
                     monit\_count \quad <= (others \implies '0');
204
205
                 elsif (MonitFifoFull_i = '1') then
                     monit\_block\_i \, <= \, monit\_block\_i \, ;
206
                     monit_count <= monit_count;</pre>
207
                 elsif (monit_block_i = '1') then
208
209
                      if (monit\_count = size\_x\_1 - 1) then
                          {\tt monit\_block\_i} <= \ '0 \ ';
210
211
                          monit_count <= monit_count + 1;</pre>
                      else
212
                          {\tt monit\_block\_i} <= \ '1 \ ';
213
214
                          monit\_count <= monit\_count + 1;
215
                     end if;
                 elsif (start_monit ='1') then
216
                     monit_block_i <= '1';</pre>
217
                     monit\_count <= (others \implies '0');
218
219
                 end if;
            end if;
220
```

```
221 end process;
222
223 dIn_monitfifo <= monit_data_in(conv_integer(unsigned(monit_count)))(15 downto 0);
224
225 --- Clock sync ---
226 --- Clock sync ---
227 --- Clock sync ----
228
229 end arc;</pre>
```

D.5 Z_AER_tx (first version)

breakatwhitespace

```
1 -
2 --- Project: High Speed Serial AER interface for communicate SNN
3 --- Engineer: Taho Dorta
                Mireya Zapata
4 ----
5 --- Create Date: Mayo 2013
6 --- Design Name: AER_top
7 --- Module Name: AER_tx.vhd
8 --- Modified: Corrado Bonfanti
9 library IEEE;
10 use ieee.std_logic_1164.all;
11 use IEEE.STD_LOGIC_UNSIGNED. all;
12
13 library work;
14 use work.SNN_pkg.all;
15
16 entity Z_AER_tx is
17
    port (
18
       user clk
                         : in std_logic;
19
       reset
                          : in std_logic;
20
       -- bypass fifo if
                        : in std_logic_vector(0 to 15);
      f_data_bp
21
       f_valid_bp
                         : in std_logic;
22
23
      f empty bp
                          : in std_logic;
                          : out std_logic;
24
      f_rd_bp
       -- Aurora tx if
25
                        : out std_logic_vector(0 to 15);
: out std_logic;
      tx_d_o
26
27
       tx_src_rdy_n_o
       tx_dst_rdy_n_i
                          : in std_logic;
28
      CHANNEL_UP
29
                         : in std_logic;
30
       -- inputs
       chip_id_in
                    : in std_logic_vector(CHIP_ID_WIDTH - 1 downto 0);
31
       eo_exec_in : in std_logic;
32
       en_monit_in : in std_logic;
33
                       : in std_logic;
: in std_logic;
34
       AER_on_in
       AER\_eo\_distrib
                          : in std_logic;
35
       AER\_eo\_Mon
                       : in std_logic;
36
       rst_spikes_o
                         : out std_logic;
37
       -- tx data
38
       \label{eq:outFifo_data_r_in : in std_logic_vector(0 to AER_TX_WDTH - 1);}
39
       OutFifoValid : in std_logic;
OutFifo_empty_in : in std_logic;
40
41
       OutFifo_rd_out : out std_logic;
42
       eo_tx_data
                         : out std_logic;
43
44
       eoconf_done
                          : out std_logic;
      -- mn data
45
```

```
46
       MonFifo\_data\_r\_in \ : \ in \quad std\_logic\_vector\left(0 \ to \ 15\right);
       MonFifoValid : in std_logic;
MonFifo_empty_in : in std_logic;
47
48
       MonFifo_rd_out : out std_logic;
49
       monit_busy
                         : out std_logic;
50
51
       monit_bp
                         : out std_logic;
                             - zynq signals
52
       En_ErrFifo
53
                         : out std_logic;
                          : in std_logic;
54
       st_initconf
                          : in std_logic;
55
       st_init
56
       en_config
                         : in std_logic
57
     );
     attribute KEEP_HIERARCHY : string;
58
     attribute KEEP_HIERARCHY of Z_AER_tx : entity is "YES";
59
60 end entity;
61
62 architecture arc of Z AER tx is
63
64
       65
     constant DLY : time := 1 \text{ ns};
66
67
     68
69
     signal reset_c : std_logic;
70
71
     signal dly_data_xfer : std_logic;
72
73
     signal channel_up_cnt : std_logic_vector(4 downto 0) := "000000";
74
     --- TX CONTROLLER fsm __
75
76
     type tx_fsm is (ST_TX_INIT_IDLE, ST_TX_INIT, TX_DATA_1,
77
             ST_TX_EOINIT, ST_TX_CONF_IDLE,
78
                      ST TX CONFIG, ST TX DATACONF,
79
             ST_TX_EOCONFIG, TX_IDLE_1, TX_SYNC_1,
80
             TX_SYNC_2, TX_BP_1, TX_START_1, TX_DATA_2, TX_FINISH_1, TX_BP_2, TX_BP_2 XT,
81
82
                     TX_IDLE_2, TX_START_MON, TX_FINISH_MON,
83
             TX_MON1, TX_MON2, TX_MON2_WAIT);
84
85
     signal tx_state : tx_fsm;
86
     {\tt signal mux_i} \qquad : \ {\tt std\_logic\_vector} \left( 3 \ {\tt downto} \ 0 \right);
87
     -- BYPASS
88
     -- finite state machine to read fifo and send data to aurora
89
     signal en_bypass : std_logic;
type bp_fsm is (BP_IDLE, BP_READ, BP_READ_WRITE,
90
91
     BP_WAIT, BP_WAIT1, BP_EMPTY);
92
                            : bp_fsm;
     signal bp_state
93
     signal fifoB_rd_ena
                            : std_logic;
94
     {\tt signal tx\_src\_rdy\_n\_bp : std\_logic;}
95
     signal tx_d_bp
                            : std logic vector(0 to 15);
96
     signal bp_oip
                             : std_logic;
97
     signal ready_tx
                            : std_logic;
98
     -- START monitoring _
99
100
     signal tx_src_rdy_n_sm : std_logic;
                           : std_logic_vector(0 to 15);
     signal tx_d_sm
102
     signal en_start_mon
                             : std_logic;
                            : std_logic;
     signal sm_pck_valid
103
     type sm_fsm is (sm_IDLE, sm_SEND, sm_DONE_SM);
104
     signal sm_state
                            : sm_fsm;
105
     signal sm_done
                             : std_logic;
106
```
```
107
      -- MONITORING
108
     signal tx_src_rdy_n_mn : std_logic;
109
                        : std_logic_vector(15 downto 0);
     signal tx_d_mn
110
     signal en_monit : std_logic;
signal MonFifo_rd_en : std_logic;
111
112
     type mn_fsm is (mn_IDLE, mn_READ, mn_READ_WRITE,
113
     mn\_WAIT, mn\_WAIT1, mn\_EMPTY);
114
                             : mn_fsm;
     signal mn_state
115
     signal wait_docc_mn
                              : std_logic;
116
117
     signal mn_oip
                             : std_logic;
     signal mn_oip2
                              : std_logic;
118
     signal monit_busy_int : std_logic;
119
     signal monit_bp_int : std_logic;
120
     signal MonFifoValid_in : std_logic;
121
122
       -- FINISH monitoring
123
     signal tx_src_rdy_n_fm : std_logic;
124
125
     signal tx_d_fm
                             : std_logic_vector(0 to 15);
     {\tt signal} \ {\tt en_finish\_mon}
                             : std_logic;
126
                             : std_logic;
     signal fm_pck_valid
127
     type fm_fsm is (fm_IDLE, fm_SEND, fm_DONE_st);
128
                         : fm_fsm;
129
     signal fm_state
130
     signal fm_done
                              : std_logic;
131
132
     signal tx_mux
                           : std_logic_vector(3 downto 0);
     signal rst_spikes_i : std_logic;
133
134
     signal data_ready : std_logic := '0';
135
136
      -- Other signals of the entity ....
137
138
139 begin
140
141
                                  - READY TX SIGNAL generation -
142
143
144
       - ready tx signal generation. Active HIGH. It indicates when it is possible to
145
      write data in the BUS
146
147
     ready_tx <= not tx_dst_rdy_n_i;</pre>
148
149
150
                                                      – BYPASS FIFO –
151
       ____
152
     --- MOORE FSM
153
     -- Logic to advance to the next state
154
155
     process(user_clk)
     begin
156
       if (rising_edge(user_clk)) then
157
          case bp_state is
158
            when BP IDLE =>
159
160
              if (ready_tx ='1' and f_empty_bp ='0' and en_bypass ='1') then
                bp\_state \leq BP\_READ;
161
162
              else
                bp\_state \leq BP\_IDLE;
163
              end if:
164
            when BP_READ =>
165
              bp_state <= BP_IDLE;</pre>
166
```

```
if (ready_tx = '1') then
167
                   bp_state <= BP_READ_WRITE;</pre>
168
                end if;
169
              when BP_READ_WRITE =>
170
                \texttt{bp\_state} \ <= \ \texttt{BP\_EMPTY};
171
                 if ready_tx = '1' and f_empty_bp = '0' then
172
                  bp_state <= BP_READ_WRITE;
173
                end if;
174
              when BP_WAIT =>
175
                bp_state <= BP_WAIT;
if ready_tx = '1' then
176
177
                  bp\_state \le BP\_WAIT1;
178
179
                end if;
              when BP_WAIT1 \implies
180
                bp_state <= BP_READ;</pre>
181
              when BP_EMPTY =>
182
                bp_state <= BP_IDLE;</pre>
183
                if ready_tx = \overline{0}, then
184
185
                  bp\_state \leq BP\_WAIT;
                end if;
186
              when others \Rightarrow
187
                bp_state <= BP_IDLE;</pre>
188
189
           end case;
         end if;
190
      end process;
191
192
      -- Output depends solely on the current state
193
194
      process(bp_state)
195
      begin
196
         case bp_state is
           when BP_IDLE =>
197
              fifoB_rd_ena <= '0';
198
              bp_oip <= '0';
wait_docc_bp <= '1';
199
200
           when BP_READ \Rightarrow
201
              fifoB_rd_ena <= '1';
202
                                              - --read
                         <= '1';
              bp_oip
203
              wait_docc_bp <= '1';</pre>
204
           when BP_READ_WRITE => fifoB_rd_ena <= '1';
205
206
                                              - ---read
                           <= '1';
207
              bp_oip
              wait_docc_bp <= '1';</pre>
208
209
           when BP_WAIT =>
              fifoB_rd_ena <= '0';
210
                           <= '1';
211
              bp_oip
                                                  -done
                                              _ ___
              wait_docc_bp <= '1';</pre>
212
           when BP_WAIT1 =>
213
              fifoB\_rd\_ena \ <= \ '0 \ ';
214
                          <= '1';
              bp_oip
215
                                                   -done
              wait_docc_bp <= '0';
216
           when BP EMPTY \Rightarrow
217
              fifoB\_rd\_ena \ <= \ '0 \ ';
218
                           <= '1';
              bp_oip
                                              - ----done
219
              wait_docc_bp <= '1';</pre>
220
221
           when others \Rightarrow
              fifoB\_rd\_ena \ <= \ '0 \ ';
222
                          <= '1';
223
              bp_oip
              wait_docc_bp <= '1';</pre>
224
         end case;
225
226
      end process;
227
```

129

```
-- fifo data bypass between fifo and tx_d
228
     f rd bp
                       <= fifoB rd ena and ready tx;
229
                       <= f\_data\_bp;
230
     tx_d_bp
     tx\_src\_rdy\_n\_bp <= (f\_valid\_bp and wait\_docc\_bp) or tx\_dst\_rdy\_n\_i;
231
232
                                              – START MONITORING PACKET –
233
234
       - ==
235
     tx_d_sm <= CTRL_HEAD & START_MON_HEAD & "0110" & CHIP_ID_in;
236
237
     --- MOORE FSM
238
     -- Logic to advance to the next state
239
240
     process(user_clk)
241
      begin
        if (rising_edge(user_clk)) then
242
243
          if (reset_c = '1') then
            sm\_state \le sm\_IDLE;
244
245
          else
246
            case sm_state is
              when sm_IDLE =>
247
248
                 sm\_state <= sm\_IDLE;
                 if (ready_tx = '1' AND en_start_mon = '1') then
249
                   sm\_state \le sm\_SEND;
250
251
                 end if;
               when sm\_SEND \implies
252
253
                 sm\_state \le sm\_IDLE;
                 if (ready_tx = '1') then
254
255
                  sm\_state \le sm\_DONE\_SM;
256
                 end if;
               when sm_DONE_SM \Rightarrow
257
                sm_state <= sm_IDLE;</pre>
258
               when others \Rightarrow
259
260
                sm\_state <= sm\_IDLE;
            end case;
261
          end if;
262
        end if;
263
     end process;
264
265
     -- Output depends solely on the current state
266
267
      process(sm_state)
268
      begin
269
        case sm_state is
270
          when sm_IDLE =>
            sm_pck_valid \ll '1';
271
            sm\_done \qquad <= ~'0~';
272
273
          when sm\_SEND \implies
           sm_pck_valid \ll 0;
                                       -- > \text{ send}
274
                      <= '0';
            \rm sm\_done
275
          when sm_DONE_SM \implies
276
            sm_pck_valid <= ',1';
277
            sm_done <= '1';
278
                                       -- > done
          when others \Rightarrow
279
            sm_pck_valid \ll '1';
280
                      <= '0';
281
            sm done
282
        end case;
     end process;
283
284
     tx_src_rdy_n_sm <= sm_pck_valid or (not ready_tx);</pre>
285
286
287
288
```

```
- Monitoring PACKET -
289
290
291
292
        – moore fsm
      -- Logic to advance to the next state
293
294
      process(user_clk)
295
      begin
        if (rising_edge(user_clk)) then
296
297
           case mn_state is
             when mn IDLE =>
298
              mn\_state \ <= \ mn\_IDLE;
299
              if (ready_tx ='1'and MonFifo_empty_in ='0'and en_monit ='1') then
300
301
                mn\_state <= mn\_READ;
              end if;
302
             when mn_READ \implies
303
304
               mn_state <= mn_IDLE;</pre>
               if (ready_tx = '1') then
305
                  mn\_state \ <= \ mn\_READ\_WRITE;
306
307
               end if;
             when mn_READ_WRITE =>
308
               mn\_state <= mn\_EMPTY;
309
               if ready_tx = '1' and MonFifo_empty_in = '0' then
310
                  {\tt mn\_state} \ <= \ {\tt mn\_READ\_WRITE};
311
312
               end if;
             when mn_WAIT \Rightarrow
313
314
               mn\_state <= mn\_WAIT;
               if ready tx = '1' then
315
316
                 mn\_state <= mn\_WAIT1;
               end if;
317
             when mn_WAIT1 =>
318
               mn\_state <= mn\_READ;
319
             when mn_EMPTY =>
320
321
               mn_state <= mn_IDLE;</pre>
               if ready tx = '0' then
322
323
                 mn\_state <= mn\_WAIT;
               end if;
324
             when others \Rightarrow
325
326
               mn_state <= mn_IDLE;</pre>
           end case;
327
328
        end if;
329
      end process;
330
331
      -- Output depends solely on the current state
      process(mn_state)
332
333
      begin
334
        case mn_state is
          when mn_IDLE \Rightarrow
335
336
             {\rm MonFifo\_rd\_en}\ <=\ '0\ ';
337
                            <= '0';
338
             mn_oip
             wait docc mn \leq '1';
339
           when mn_{READ} =>
340
             MonFifo_rd_en <= '1';
341
                                            - ---read
                           <= '1';
             mn oip
342
             wait_docc_mn <= '1';
343
           when mn_READ_WRITE =>
344
             {\rm MonFifo\_rd\_en} \ <= \ '1 \ ';
345
                                          -- -- read
                       ______ <= ',1';
             mn_oip
346
             wait_docc_mn <= '1';
347
           when mn_WAIT \Rightarrow
348
             MonFifo\_rd\_en <= '0';
349
```

```
mn_oip <= '1';
wait_docc_mn <= '1';</pre>
350
351
           when mn_WAIT1 \implies
352
             MonFifo\_rd\_en <= '0';
353
             mn\_oip \qquad \qquad <= \ '1 \ ';
354
             wait_docc_mn <= '0';
355
           when mn_EMPTY =>
356
             MonFifo\_rd\_en <= ~'0';
357
                        <= '1';
             mn_oip
                                           --- ---done
358
             wait_docc_mn <= '1';
359
360
           when others \Rightarrow
             MonFifo\_rd\_en <= `0';
361
                             <= '0';
362
             mn_oip
             wait_docc_mn <= '1';
363
        end case;
364
365
      end process;
366
367
      process(user_clk)
368
      begin
        if (rising_edge(user_clk)) then
369
370
          mn_oip2 \ll not mn_oip;
        end if;
371
372
      end process;
373
      MonFifoValid_in <= not MonFifoValid;</pre>
374
      MonFifo_rd_out <= MonFifo_rd_en and ready_tx;
tx_d_mn <= MonFifo_data_r_in;</pre>
375
376
377
      tx_src_rdy_n_mn <=(MonFifoValid_in and wait_docc_mn)or tx_dst_rdy_n_i;
378
379
380
                                           - FINISH MONITORING PACKET -
381
382
383
      tx_d_fm <= CTRL_HEAD & EOMON_HEAD & "0110" & CHIP_ID_in;
384
385
      --- MOORE FSM
386
387
      -- Logic to advance to the next state
      process(user_clk)
388
389
      begin
         if (rising_edge(user_clk)) then
390
           if (reset_c = '1') then
391
392
             fm_state <= fm_IDLE;</pre>
           else
393
394
             case {\rm ~fm\_state~is}
395
                when fm_IDLE \Rightarrow
                  {\rm fm\_state} \ <= \ {\rm fm\_IDLE};
396
                   if (ready_tx = '1' AND en_finish_mon = '1') then
397
                    fm\_state <= fm\_SEND;
398
399
                  end if;
                when fm SEND \Rightarrow
400
                  fm\_state <= fm\_IDLE;
401
                  if (ready_tx = '1') then
402
                    fm\_state <= fm\_DONE\_ST;
403
404
                  end if;
                when fm_DONE_ST \Rightarrow
405
                  fm_state <= fm_IDLE;</pre>
406
                when others \Rightarrow
407
                  fm_state <= fm_IDLE;</pre>
408
409
             end case;
           end if;
410
```

```
end if;
411
412
      end process;
413
      -- Output depends solely on the current state
414
      {\tt process}\,(\,{\tt fm\_state}\,)
415
416
      begin
         case fm_state is
417
418
           when fm_IDLE \Rightarrow
              fm_pck_valid <= '1';
419
              fm_done <= '0';
420
           when fm_SEND \Rightarrow
421
              fm\_pck\_valid <= ~'0';
                                             - > \text{send}
422
                         <= '0';
423
              fm_done
           when fm_DONE_ST \Rightarrow
424
              fm\_pck\_valid <= \ '1 \ ';
425
426
              fm_done
                          <= '1';
                                            -- > done
           when others \Rightarrow
427
             fm\_pck\_valid <= \ '1 \ ';
428
429
              fm_done
                             <= '0';
         end case;
430
431
      end process;
432
      tx\_src\_rdy\_n\_fm \ <= \ fm\_pck\_valid \ or \ ( \ not \ \ ready\_tx ) \ ;
433
434
                                              TX MAIN CONTROLLER -
435
436
         _
437
438
      process(user_clk)
439
      begin
         if (rising\_edge(user\_clk)) then
440
           if (reset_c = '1') then
441
              tx_state <= ST_TX_INIT_IDLE;
442
443
            else
             case tx_state is
444
445
           -- other states ....
446
447
                when TX_IDLE_1 \Rightarrow
448
                   {\tt tx\_state} \ <= \ {\tt TX\_IDLE\_1};
449
                   if (en_monit_in = , 1, ) then
450
                     tx_state <= TX_START_MON;</pre>
451
                   elsif (eo_exec_in = '1') then
452
453
                     tx\_state <= TX\_SYNC\_1;
                   end if;
454
455
456
                 - Monitoring states
457
                when TX\_START\_MON =>
458
                   tx_state <= TX_START_MON;
if (sm_done = '1') then
459
460
                     tx state \leq TX MON1;
461
                   end if;
462
463
                when TX_MON1 =>
464
465
                   tx\_state <= TX\_MON1;
                   i\,f\,(\,MonFifo\_empty\_in\ =`1`and\ mn\_oip\ =`0`and\ mn\_oip2\ =`0`)\,then
466
                     tx_state <= TX_FINISH_MON;</pre>
467
                   end if;
468
469
                when TX_FINISH_MON \implies
470
                   tx_state <= TX_FINISH_MON;</pre>
471
```

```
if (fm_done = '1') then
472
                     tx state \leq TX MON2;
473
                   end if;
474
475
                 when TX_MON2 =>
476
477
                   {\tt tx\_state} \ <= \ TX\_MON2;
                    if (AER_eo_Mon = '1') then
478
                      tx_state <= TX_MON2_WAIT;</pre>
479
                   end if;
480
481
                 when TX_MON2_WAIT =>
482
                   \texttt{tx\_state} \ <= \ \texttt{TX\_MON2\_WAIT};
483
                   if (f_empty_bp = '1' and bp_oip = '0') then
    if (MonFifo_empty_in = '0' or en_monit_in = '1') then
484
485
                        tx_state <= TX_START_MON;</pre>
486
487
                      else
                        tx\_state <= TX\_IDLE\_1;
488
489
                      end if;
490
                   end if;
491
492
            -- other states ....
493
494
495
              end case;
            end if;
496
497
         end if;
      end process;
498
499
       output_tx_fsm : process(tx_state)
500
501
       begin
                            <= '0';
502
         en_sync
                             '0 ';
         {\tt en\_bypass}
503
                            <= '0';
504
         en_start
                            <= '0';
         en_data
505
                            <= '0';
         {\tt en_finish}
506
                            <= '0';
         {\tt en\_idle}
507
                            <= '0';
         \texttt{en\_init}
508
                            <= '0';
509
         {\tt en\_eoinit}
                            <= '0';
         en_conf
510
                            <= '0';
511
         {\tt en\_eoconf}
                            <= "0000";
512
         tx_mux
         {\tt rst\_spikes\_i}
                            <= '0';
513
                            <= '0';
514
         En_ErrFifo
         monit_busy_int <= '0';</pre>
515
         monit\_bp\_int <= '0';
516
                          <= '0';
517
         en_monit
          en\_start\_mon \quad <= \ ,0\ ,;
518
           en_finish_mon <= ,0,;
519
520
521
         case tx_state is
522
        -- other states ....
523
524
525
526
            when TX_IDLE_1 \Rightarrow
              en_idle <= '1';
tx_mux <= "0110";
527
528
              En\_ErrFifo <= '1';
530
            when TX\_START\_MON \implies
531
              en\_start\_mon \quad <= \ '1 \ ';
532
```

```
<= "1100";
             tx_mux
              monit_busy_int <= '1';</pre>
534
535
           when TX_MON1 =>
536
537
                                <= '1';
538
              en_monit
                               <= "1011";
539
             tx mux
             monit\_busy\_int <= \ '1 \ ';
540
541
           when TX FINISH MON =>
542
             en_finish_mon \ <= \ '1 \ ';
543
             tx_mux
                         <= "1101";
544
                               <= '1';
             En_ErrFifo
545
             monit_busy_int <= '1';</pre>
546
547
           when TX_MON2 \implies
548
                                <= '1';
549
             en bypass
                                <= "0001";
550
             tx_mux
551
             monit_bp_int
                               <= '1';
552
           when TX_MON2_WAIT \implies
553
             en_bypass
                               <= '1';
554
                               <= "0001";
              tx_mux
                               <= '1';
556
              monit_bp_int
557
558
           -- other states ....
559
560
561
562
        end case;
563
      end process;
564
565
      rst_spikes_o <= rst_spikes_i;</pre>
      eo_tx_data <= en_finish;
566
567
      monit_busy
                     <= monit_busy_int;
      monit_bp
                     <= monit_bp_int;
568
569
570
                                        -MUXES (output assignment)-
571
573
      -- the mux enable port came from external config
574
575
      --- or from tx controller fsm
576
577
      mux\_i \, <= \, tx\_mux\,;
578
      -- tx_src_rdy_n_o assignment
579
      process (mux_i, tx_src_rdy_n_bp, tx_src_rdy_n_sy, tx_src_rdy_n_st,
580
      tx\_src\_rdy\_n\_dt\,,\ tx\_src\_rdy\_n\_fi\,,\ tx\_src\_rdy\_n\_id\,,\ tx\_src\_rdy\_n\_conf\,,
581
582
      tx\_src\_rdy\_n\_eoconf\,,\ tx\_src\_rdy\_n\_init\,,\ tx\_src\_rdy\_n\_eoinit\,,
583
      tx_src_rdy_n_sm, tx_src_rdy_n_mn, tx_src_rdy_n_fm)
        variable TEMP : std_logic;
584
585
      begin
586
        case mux i is
587
           when "0001" \Rightarrow TEMP := tx_src_rdy_n_bp; -- bypass
           when "0010" \Rightarrow TEMP := tx_src_rdy_n_sy; -- AER SYNC
when "0011" \Rightarrow TEMP := tx_src_rdy_n_st; -- Start Packet
588
589
           when "0100" \Rightarrow TEMP := tx_src_rdy_n_dt; -- Data Packet
590
           when "0101" \Rightarrow TEMP := tx_src_rdy_n_fi; -- Finish Packet
when "0110" \Rightarrow TEMP := tx_src_rdy_n_id; -- Tx Idle
591
592
           when "0111" => TEMP := tx_src_rdy_n_init; -- Tx Init Packet
593
```

```
when "1000" => TEMP := tx_src_rdy_n_eoinit; -- Tx EoInit Packet
594
                           when "1001" \Rightarrow TEMP := tx_src_rdy_n_conf; -- Tx Conf Packet
595
                           when "1010" => TEMP := tx_src_rdy_n_eoconf; -- Tx EoConf Packet
596
                           when "1011" => TEMP := tx_src_rdy_n_mn; -- Tx Monitoring Packet
597
                           when "1100" => TEMP := tx_src_rdy_n_sm; -- Start Monitoring Packet
598
                           when "1101" => TEMP := tx_src_rdy_n_fm; -- Finish Monitoring Packet
599
                           when others \Rightarrow TEMP := '1';
600
601
                     end case;
                     tx_src_rdy_n_o <= TEMP after DLY; -- DLY is ignored by synth
602
               end process;
603
604
                   - tx_d_o assignment
605
               \label{eq:process} process(mux\_i, tx\_d\_bp, tx\_d\_sy, tx\_d\_st, tx\_d\_dt, tx\_d\_fi, tx\_d\_id, tx\_
606
                tx\_d\_conf, \ tx\_d\_eoconf, \ tx\_d\_init, \ tx\_d\_eoinit, \ tx\_d\_mn, \ tx\_d\_sm,
607
               tx_d_fm)
608
                      variable TEMP : std_logic_vector(0 to 15);
609
                begin
610
611
                     case mux_i is
612
                           when "0001" => TEMP := tx_d_bp; -- TX bypass
                           when "0010" \Rightarrow TEMP := tx_d_sy; -- SYNC packet
613
                           when "0011" \Rightarrow TEMP := tx_d_st; -- Start packet
614
                           when "0100" \Rightarrow TEMP := tx_d_t; -- Data packet
when "0101" \Rightarrow TEMP := tx_d_fi; -- Finish Packet
615
616
                           when "0110" \Rightarrow TEMP := tx_d_id; -- Tx IDLE
617
                           when "0111" \Rightarrow TEMP := tx_d_init; -- Tx Init Packet
when "1000" \Rightarrow TEMP := tx_d_eoinit; -- Tx EoInit Packet
618
619
                           when "1001" \Rightarrow TEMP := tx_d_conf; -- Tx Conf Packet
620
                           when "1010" => TEMP := tx_d_eoconf; -- Tx EoConf Packet
621
                          when "1011" => TEMP := tx_d_mn; -- Tx Monitoring Packet
when "1100" => TEMP := tx_d_sm; -- Start Monitoring Packet
622
623
                           when "1101" => TEMP := tx_d_fm; -- Finish Monitoring Packet
624
                           when others \Rightarrow TEMP := (others \Rightarrow '0');
625
                     end case;
626
                     tx d o \leq TEMP after DLY;
                                                                                                                -- DLY is ignored by synth
627
628
               end process;
629
630 end arc;
```

D.6 Z_AER_rx

breakatwhitespace

1 -

```
2 --- Project: High Speed Serial AER interface for communicate SNN
3 -- Engineer: Taho Dorta
4 ---
5 --- Create Date: Mayo 2013
6 --- Design Name: AER_top
7 --- Module Name: aer_rx.vhd
8 --- Modified: Corrado Bonfanti
9 library IEEE;
10 use ieee.std_logic_1164.all;
11 use IEEE.STD_LOGIC_UNSIGNED. all;
12 use ieee.std_logic_arith.all;
13
14 library work;
15 use work.SNN_pkg.all;
16 use work.log_pkg.all;
17
```

```
18 entity Z_AER_rx is
   port (
19
                        : in std_logic;
20
      user_clk
                        : in std_logic;
21
      reset
      AER_ConfReady
                        : out std_logic;
22
23
      -- aurora rx if
      rx_src_rdy_n_i
                        : in std_logic;
24
      rx_d_i
                        : in std_logic_vector(0 to 15);
25
      -- bypass fifo if
26
      f_data_w_o
                        : out std_logic_vector(0 to 15);
27
                        : out std_logic;
28
      f_wr_o
       - second monitoring fifo if
29
      f2_data_w_o
                        : out std_logic_vector(0 to 15);
30
31
      f2_wr_o
                          : out std_logic;
      --- frame_check
32
      CHANNEL_UP : in std_logic;
33
      -- parameters
34
      chip_id_i : in std_logic_vector(CHIP_ID_WIDTH - 1 DOWNIO 0);
ring_size_i : in std_logic_vector(RING_SIZE_WIDTH - 1 DOWNIO 0);
35
36
      -- AER status
37
      AER_on_o
                        : out std_logic;
38
                         : out std_logic;
      --AER_done_o
39
                    : out std_logic;
40
      data_valid_o
      -- AER RX interface (Connects to multiprocessor system)
41
      AER_rx_data_out : out std_logic_vector(AER_RX_WIDTH - 1 downto 0);
42
43
      AER_rx_valid_out: out std_logic;
      AER_eo_distrib : out std_logic;
44
      eo_init
                 : out std_logic;
45
                 : out std_logic;
: out std_logic
      eo_config
46
      AER\_eo\_Mon
47
48
    ):
    attribute KEEP_HIERARCHY : string;
49
50
    attribute KEEP_HIERARCHY of Z_AER_rx : entity is "YES";
51 end entity;
52
53 architecture arc of Z_AER_rx is
54
55
    56
    constant DLY : time := 1 ns;
57
58
    59
    --- SLACK registers
60
    signal RX_D_SLACK
                                : std_logic_vector(0 to 15);
61
    signal RX_SRC_RDY_N_SLACK : std_logic;
62
                               : std_logic_vector(0 to 15);
63
    signal RX_D_SLACK_2
    signal RX_SRC_RDY_N_SLACK_2 : std_logic;
64
65
    signal AER_eo_distrib_i : std_logic;
66
    signal init_detected_c
67
                            : std_logic;
    signal eoinit detected c : std logic;
68
    signal conf_detected_c : std_logic;
69
    signal eoconf_detected_c : std_logic;
70
    signal reset_c
                     : std_logic;
_c : std_logic;
71
    signal data_valid_c
72
73
    signal AER_eo_Mon_i : std_logic;
74
                           : std_logic;
: std_log;^
    --- detect packets
75
    signal idle_detected_c
76
    signal idle_detected_r
77
    signal sync_detected_c
                               : std_logic;
78
```

```
signal sync_detected_r
                                   : std_logic;
79
     {\tt signal sync\_detected\_r1}
                                    : std_logic;
80
     signal sync_detected_r2
81
                                    : std_logic;
82
     signal start_detected_c
                                    : std_logic;
     signal start_mon_detected_c : std_logic;
83
84
     signal finish_mon_detected_c : std_logic;
     signal finish_mon_detected_r : std_logic;
85
86
     signal start_detected_r
                                   : std_logic;
     signal finish_detected_c
87
                                    : std_logic;
     signal finish_detected_r
                                    : std logic;
88
     signal finish_detected_r1
                                    : std_logic;
89
     signal finish_detected_r2
90
                                    : std_logic;
91
     {\tt signal own\_ctrl\_detected\_c}
                                    : std_logic;
92
     signal own_ctrl_detected_r
                                    : std_logic;
     signal data_detected_c
                                    : std_logic;
93
     signal data_detected_r
94
                                    : std_logic;
     signal own_data_detected_c
                                   : std logic;
95
96
     signal own_data_detected_r
                                  : std_logic;
97
     signal control_bp
                                    : std_logic;
     --- MONITORING
98
     signal en_Mon : std_logic := '0';
signal finish_mon_dt : std_logic := '0';
99
100
     signal cont_finish_mon : std_logic_vector(log2_MON_SIZE-1 downto 0);
102
     signal cont_finish_mon_dt :std_logic_vector(log2_n_PE_1 - 1 downto 0);
104
      -- Other signals of the entity ....
105
106
107 begin
108
     109
110
112
113
     --- SLACK registers
     process(USER_CLK)
114
     begin
       if (USER_CLK' event and USER_CLK = '1') then
116
         RX\_D\_SLACK\_2 \qquad \qquad <= \ rx\_d\_i \ \ \texttt{after} \ \ DLY;
117
118
         RX_D_SLACK
                               \langle = RX_D_SLACK_2;
         RX_SRC_RDY_N_SLACK_2 <= rx_src_rdy_n_i after DLY;
119
         RX\_SRC\_RDY\_N\_SLACK <= RX\_SRC\_RDY\_N\_SLACK\_2;
120
       end if;
121
122
     end process;
123
124
      -- Generate RESET signal when Aurora channel is not ready
     reset_c <= RESET;
125
126
                                         Capture incoming data ____
127
     -- Data is valid when RX_SRC_RDY_N is asserted
128
     data valid c \leq not RX SRC RDY N SLACK;
129
130
                                        _ DETECT PACKETS ____
131
132
     idle_detected_c
                           <= (data_valid_c and std_bool(RX_D_SLACK(0 to 5) = CTRL_HEAD)</pre>
133
      & IDLE_HEAD & "0") and (not en_Mon));
     sync_detected_c
                          <= (data_valid_c and std_bool(RX_D_SLACK(0 to 5) = CTRL_HEAD</pre>
      & SYNC_HEAD & "0") and (not en_Mon));
                          <= (data_valid_c and std_bool(RX_D_SLACK(0 to 5) = CTRL_HEAD</pre>
     start detected c
135
       & START_HEAD & "0") and (not en_Mon));
```

```
own_ctrl_detected_c \ll (data_valid_c and std_bool(RX_D_SLACK(0) = CTRL_HEAD) and
136
            std bool(RX D SLACK(9 to 15) = chip id i) and (not en Mon));
                                               <= (data_valid_c and std_bool(RX_D_SLACK(0) = DATA_HEAD) and
137
         data_detected_c
            (not en_Mon));
                                              <= (data_valid_c and std_bool(RX_D_SLACK(0 to 5) = CTRL_HEAD
         finish\_detected\_c
138
            & FINISH_HEAD & "0") and (not en_Mon));
140
141
         start_mon_detected_c <= (data_valid_c and std_bool(RX_D_SLACK(0 to 5) = CTRL_HEAD
142
            & START_MON_HEAD & "0") and (not en_Mon));
         finish\_mon\_detected\_c <= (data\_valid\_c and std\_bool(RX\_D\_SLACK(0 to 5) = CTRL\_HEAD)
143
            & EOMON_HEAD & "0") and finish_mon_dt);
144
           145
146
         -- signal for detecting master chip_id
147
         148
            std_bool(RX_D_SLACK(9 to 15) = CHIP_ID_BROADCAST) and (not en_Mon));
149
                ---new packages
         init\_detected\_c
                                       <= (data_valid_c and std_bool(RX_D_SLACK(0 to 5) = CTRL_HEAD &</pre>
150
            INIT_HEAD & "0") and (not en_Mon));
         EOINIT_HEAD & "0") and (not en_Mon));
         \label{eq:conf_detected_c} \mbox{conf_detected_c} \mbox{ <= (data_valid_c and std_bool(RX_D_SLACK(0 to 5) = CTRL_HEAD \& CTRL_HEAD & CTRL
            CONF_HEAD & "0") and (not en_Mon));
         eoconf_detected_c <= (data_valid_c and std_bool(RX_D_SLACK(0 to 5) = CTRL_HEAD &
153
           EOCONF\_HEAD \& "0") and (not en\_Mon));
         MasterID\_detected <= (data\_valid\_c and std\_bool(RX\_D\_SLACK(5 to 8) = ID\_DISCOVER)
154
            and (not en_Mon));
155
         156
157
                                __ generate BYPASS FIFO signals (F I L T E R) __
158
159
         -- combinational filter
         control_bp <= (own_ctrl_detected_c OR own_data_detected_c OR idle_detected_c OR
160
            MasterID_detected) and (not start_mon_detected_c);
161
                          <= '0' when (control_bp = '1') OR ((start_mon_detected_c = '1' or en_Mon</pre>
         f_wr_o
             = '1') and (not (cont_finish_mon < (MON_SIZE - 1)))) else data_valid_c;
         f_data_w_o \ll RX_D_SLACK;
163
164
                                _ generate Sink FIFO signals (F I L T E R) ____
165
166
           - combinational filter
167
            - SinkFIFO write enable
168
169
                             <= data_valid_c when ( (start_mon_detected_c = '1') or
170
         f2 wr o
         en_Mon = '1') else '0';
171
172
         f2 data w o \leq RX D SLACK;
173
174
175
          -- Other logic of the entity ....
176
177
178
                                                            COUNTERS
179
                                           - cont_finish_mon. Local -
180
         process(user_clk)
181
182
         begin
            if (rising_edge(user_clk)) then
183
```

```
if (reset_c = '1' \text{ or } AER\_eo\_Mon\_i = '1') then
184
             cont finish mon <= (others =>
                                               '0');
185
           elsif (CHANNEL_UP = '1') then
186
             if (finish\_mon\_detected\_c = '1') then
187
               cont_finish_mon <= cont_finish_mon + 1;</pre>
188
189
             end if;
          end if;
190
191
        end if;
      end process;
192
193
194
                            - cont_finish_mon_dt. Local -
      process(user_clk)
195
196
      begin
        if (rising_edge(user_clk)) then
197
          if (reset_c = '1' \text{ or } finish_mon_detected_c = '1') then
198
             cont_finish_mon_dt <= (others => '0');
199
           elsif (CHANNEL UP = '1') then
200
             if (data_valid_c = '1' and en_Mon = '1') then
201
202
              cont_finish_mon_dt <= cont_finish_mon_dt + 1;</pre>
            end if;
203
204
          end if;
        end if;
205
206
      end process;
207
      process(user_clk)
208
209
      begin
        if (rising_edge(user_clk)) then
210
211
          if (reset_c = '1' or finish_mon_detected_c = '1') then
           finish_mon_dt <= '0';
elsif (CHANNEL_UP = '1') then
212
213
             if (cont_finish_mon_dt = n_PE_tot_1 and data_valid_c = '1') then
214
              finish_mon_dt <= '1';</pre>
215
216
             end if;
          end if;
217
        end if;
218
     end process;
219
220
221
                          --- mon_FSM. Local---
222
223
      process(user_clk)
224
      begin
        if (rising_edge(user_clk)) then
225
          if (reset_c = '1') then
en_Mon <= '0';
226
227
           elsif (CHANNEL_UP = '1') then
228
229
             if (en_mon = '1') then
              if (finish_mon_detected_c = '1' and finish_mon_dt = '1') then
230
                en\_Mon \quad <= \ '0 \ ';
231
             end if;
elsif (start_mon_detected_c = '1') then
232
233
                       <= '1';
234
              en Mon
235
            end if;
          end if;
236
        end if;
237
238
      end process;
239
240
       -- Other counters and logic of the entity ....
241
242
                                _ AER EO MONIT GENERATION _
243
244
```

```
245
      process (user clk)
246
247
      begin
        if (rising_edge(user_clk)) then
248
           if ((finish\_mon\_detected\_r = '1') and (cont\_finish\_mon = MON\_SIZE)) then
249
            AER\_eo\_Mon\_i <= '1';
250
           else
251
            AER\_eo\_Mon\_i <= '0';
252
          end if;
253
        end if:
254
255
      end process;
256
257
                                      _ output assignment _
258
                       \stackrel{<=}{=} data\_valid\_c; \\ \stackrel{<=}{=} AER\_on; 
259
      data_valid_o
      AER_on_o
260
      AER_eo_distrib <= AER_eo_distrib_i;
261
      AER\_eo\_Mon \quad <= AER\_eo\_Mon\_i;
262
263
264 end arc;
```

D.7 AER_OneBoard (first version)

```
breakatwhitespace
```

```
2
                           MONITORING CONTROLLER
3
   ____
4
   monit_fifo_inst : SinkFIFO_SB
5
6
    PORT map(
7
     clk
                   => user_clk ,
8
     rst
                   \Rightarrow reset,
9
     din
                   => dIn_monitfifo,
                   => wr_monitfifo,
     wr en
10
     rd_en
                   => rd_monitfifo,
     dout
                   => MonitFifoData i,
12
                   => MonitFifoFull_i,
                                            -- to check
13
     full
     almost_full \implies open,
14
                  => MonitFifoEmpty_i,
     empty
15
16
     almost\_empty \implies open,
                  => MonitFifoValid i
     valid
17
18
    );
19
   wr_monitfifo <= wr_mon_en and (not MonitFifoFull_i);</pre>
20
   rd_monitfifo <= MonFifo_rd_en and (not MonitFifoEmpty_i);</pre>
21
   monit_block <= monit_block_i or MonitFifoFull_i;</pre>
22
23
     - This two following processes (and "resume_mon") are used to set
24
   --- to '1' the signal "mn_valid_out" when "MonFifo_rd_en" is set
25
    - to '1' again, in order to signal that the last value
26
   -- (before "MonFifo_rd_en" was set to '0') is now valid
27
28
29
   mn_rd_cntrl_proc: process(user_clk)
30
   begin
    if (rising_edge(user_clk)) then
31
    if (reset = '1') then
cntrl_mn_rd <= '0';
32
33
      elsif (MonFifo rd en = '1') then
34
```

```
if (MonitFifoEmpty_i = '1') then
35
        cntrl mn rd \leq '0';
36
       else
37
       cntrl_mn_rd \ll '1';
38
       end if;
39
40
      else
      cntrl_mn_rd <= cntrl_mn_rd;
41
42
      end if;
    end if;
43
    end process mn_rd_cntrl_proc;
44
45
    mn_rd_delay_proc: process(user_clk)
46
47
    begin
    if (rising_edge(user_clk)) then
if (reset = '1') then
48
49
50
       MonFifo_rd_en_d \ll '0';
51
      else
      MonFifo_rd_en_d <= MonFifo_rd_en;</pre>
52
53
      end if;
     end if;
54
   end process mn_rd_delay_proc;
55
56
57 resume_mn_read <= MonFifo_rd_en and (not MonFifo_rd_en_d) and cntrl_mn_rd;
58
    process(user_clk)
59
60
    begin
    if (rising_edge(user_clk)) then
61
62
      case mon_state is
       when mon_IDLE \Rightarrow
63
        if (start_monit = '1' and MonitFifoFull_i = '0') then
64
         mon\_state \le mon\_WRITE;
65
        else
66
67
         mon_state <= mon_IDLE;</pre>
        end if;
68
       when mon_WRITE \Rightarrow
69
        if (start_monit='1'or monit_block_i='1'or MonitFifoFull_i ='1')then
70
71
         mon\_state <= mon\_WRITE;
72
        else
73
        mon\_state <= mon\_IDLE;
74
        end if;
       when others \Rightarrow
75
        mon\_state <= mon\_IDLE;
76
77
      end case;
78
    end if;
79
   end process;
80
   -- Output depends solely on the current state
81
    process(mon_state)
82
83
    begin
84
    case mon_state is
     when mon IDLE \Rightarrow
85
                   <= '0';
86
      wr_mon_en
       monit_busy
                     <= '0';
87
      when mon_WRITE =>
88
                     <= '1';
89
       wr\_mon\_en
                     <= '1';
90
       monit_busy
91
      when others \Rightarrow
                     <= '0';
       wr_mon_en
92
                     <= '0';
       monit_busy
93
94
     end case;
   end process;
95
```

```
- Process to let the FIFO loads all the element of monit data input
97
    monit_count_process: process(user_clk)
98
99
    begin
     if (rising_edge(user_clk)) then
100
101
      if (reset = '1') then
                          <= '0';
       monit_block_i
                          <= (others \Rightarrow '0');
103
        monit_count
       elsif (MonitFifoFull_i = '1') then
104
       monit_block_i <= monit_block_i;</pre>
105
106
        monit_count
                         <= monit_count;
       elsif (monit_block_i = '1') then
107
108
        if (monit\_count = size\_x\_1 - 1) then
         monit_block_i <= '0';</pre>
109
         monit_count <= monit_count + 1;</pre>
110
        else
         monit_block_i <= '1';</pre>
112
113
         monit_count <= monit_count + 1;</pre>
114
        end if;
       elsif (start_monit ='1') then
115
       monit_block_i <= '1';</pre>
116
       monit\_count
                          \langle = (others \Rightarrow '0');
117
118
       end if;
119
     end if;
    end process;
120
121
    dIn_monitfifo <= monit_data_in(conv_integer(unsigned(monit_count)))(15 downto 0);
122
    MonFifoData <= MonitFifoData_i;
123
    mn\_valid\_out \ <= \ (\,MonitFifoValid\_i \ or \ resume\_mn\_read\,) \\ and \ MonFifo\_rd\_en\,;
124
125
    MnFIFO_Empty <= MonitFifoEmpty_i;</pre>
```

D.8 PE_array (second version)

breakatwhitespace

96

- Monit data transfer FSM ------

```
2
3
     arr_mon_fsm_ns: process(clk)
4
     begin
       if (rising_edge(clk)) then
5
6
         {\tt case mn\_state is}
           when mn IDLE \Rightarrow
7
              if (en_monit = '1') then
8
                 if (block_monit = '1') then
9
                  mn\_state <= mn\_WAIT;
10
                 else
                  mn\_state <= mn\_START;
12
13
                 end if;
              else
14
                mn\_state <= mn\_IDLE;
15
              end if;
16
            when mn START \Rightarrow
17
              if (block_monit = '1') then
18
                mn\_state <= mn\_WAIT;
19
              elsif (PE_count_monit < 4) then
20
                mn\_state <= mn\_FINISH;
21
22
              else
23
                mn\_state <= mn\_START;
              end if;
24
```

```
when mn_WAIT =>
25
               if (block monit = '1') then
26
                {\rm mn\_state} \ <= \ {\rm mn\_WAIT};
27
               elsif (PE_count_monit < 4) then
28
                 if (PE\_count\_monit = 0) then
29
30
                  mn\_state <= mn\_IDLE;
                 else
31
                  mn\_state <= mn\_FINISH;
32
33
                 end if;
               else
34
                mn_state <= mn_START;</pre>
35
              end if;
36
            when mn_FINISH =>
37
              if (block_monit = '1') then
38
                mn\_state <= mn\_WAIT;
39
               elsif (PE_count_monit < 4) then
40
                 if (PE count monit = 1) then
41
                   if (en_monit = '1') then
42
43
                     mn\_state \le mn\_START;
44
                   else
                     mn\_state <= mn\_IDLE;
45
46
                   end if;
47
                 else
                  mn\_state \le mn\_FINISH;
48
49
                end if;
50
              end if;
         end case;
51
52
       end if;
     end process arr_mon_fsm_ns;
53
54
55
     arr_mon_fsm_ps: process(mn_state)
     begin
56
57
       case mn_state is
         when mn IDLE =>
58
            {\tt next\_row\_monit\_aux} \ <= \ '0 \ ';
59
            busy_monitPE
                               <= '0';
60
          when mn_START =>
61
            next_row_monit_aux <= '1';</pre>
62
            busy_monitPE
                                 <= '1';
63
64
          when mn_WAIT \Rightarrow
            next_row_monit_aux <= '0';</pre>
65
            busy\_monitPE
                                 <= '1';
66
67
          when mn_FINISH \implies
            next_row_monit_aux <= '1';</pre>
68
                                 <= '0';
69
            busy_monitPE
70
          when others \Rightarrow
            next\_row\_monit\_aux \ <= \ '0 \ ';
71
                                 <= '0';
            busy_monitPE
72
       end case;
73
74
     end process arr_mon_fsm_ps;
75
     PE_count_process: process(clk)
76
77
     begin
       if (clk'event and clk = '1') then
78
79
              if (reset = '1') then
            PE_count_monit <= conv_std_logic_vector(size_y, log2_size_y);</pre>
80
81
          else
            if (next_row_monit_aux = '1' and block_monit = '0') then
82
              if (PE count monit = 1) then
83
                PE_count_monit <= conv_std_logic_vector(size_y, log2_size_y);</pre>
84
85
               else
```

```
86
               PE\_count\_monit \le PE\_count\_monit - 1;
             end if;
87
           end if;
88
         end if;
89
      end if:
90
91
     end process PE_count_process;
92
93
     write_monit
                    <= next_row_monit_aux;
    next_row_monit <= next_row_monit_aux and (not block_monit);</pre>
94
95
```

95 96

D.9 Z_AER_interface (second version)

breakatwhitespace

```
MONITORING CONTROLLER
2 ---
3 --- =
4
     gen_monit_fifo: for i in 0 to size_x_1 generate
5
    monit_fifo_inst : monitFIFO
6
7
      PORT map(
8
         rst
               \Rightarrow reset,
         rd_clk => AER_clk_in,
9
10
         wr_clk => HEENS_clk,
         din => dIn_monitfifo(i),
11
         wr_en => wr_monitfifo(i),
12
         rd_en => rd_monitfifo(i),
13
         dout => MonitFifoData_i(i),
14
15
         full
                => MonitFifoFull_i(i),
         empty => MonitFifoEmpty_i(i),
16
         valid => MonitFifoValid_i(i)
17
18
      ):
    end generate gen_monit_fifo;
19
20
    MonitFifoFull <= or reduce(MonitFifoFull i);</pre>
21
22
    gen_MonEmpty: for i in 0 to size_x_1 generate
23
      Empty: MonFifoEmpty(i) <= MonitFifoEmpty_i(i);</pre>
24
25
    end generate gen_MonEmpty;
26
27
    gen_MonValid: for i in 0 to size_x_1 generate
      Valid : MonFifoValid(i) <= MonitFifoValid_i(i);</pre>
28
    end generate gen_MonValid;
29
30
    gen\_MonData\_out: \ for \ i \ in \ 0 \ to \ size\_x\_1 \ generate
31
32
      Data_out: MonFifoData(i) <= MonitFifoData_i(i);
    end generate gen_MonData_out;
33
34
    gen_MonWrite: for i in 0 to size_x_1 generate
35
      Write: wr_monitfifo(i) <= wr_mon_en and (not MonitFifoFull);
36
37
    end generate gen_MonWrite;
38
    gen_MonRead: for i in 0 to size_x_1 generate
39
      Read: rd_monitfifo (i)<= MonFifoEn(i);
40
    end generate gen_MonRead;
41
42
    monit block <= MonitFifoFull;</pre>
43
```

```
44
     dIn_monitfifo(0) <= std_logic_vector( resize(unsigned(reg_Mon), dIn_monitfifo(0)'
45
       length) ) when reg_mon_flag = '1' else monit_data_in(0);
46
     47
48
     end generate gen_dinMonFifo;
49
50
     process (HEENS clk)
51
52
     begin
       if (rising_edge(HEENS_clk)) then
53
54
          {\tt case mon\_state is}
            when mon_IDLE \Rightarrow
55
              if (start_monit = '1') then
56
57
                mon_state <= mon_WRITE_reg;</pre>
              else
58
59
                mon\_state <= mon\_IDLE;
60
              end if;
            when mon_WRITE_reg =>
61
              if (MonitFifoFull = '1') then
62
                mon\_state <= mon\_WAIT1;
63
64
              else
65
                mon\_state \le mon\_WRITE;
              end if:
66
67
            when mon_WAIT1 =>
              if (write_monit = '0') then
68
69
                mon_state <= mon_WAIT1;</pre>
70
              else
71
                mon_state <= mon_WRITE_reg;</pre>
72
              end if;
            when mon_WRITE =>
73
              if (MonitFifoFull = '1') then
74
                mon\_state <= mon\_WAIT2;
75
              elsif (start_monit = '1') then
76
                mon_state <= mon_WRITE_reg;</pre>
77
              elsif (write_monit = '0') then
78
79
                mon_state <= mon_IDLE;</pre>
              else
80
                mon_state <= mon_WRITE;</pre>
81
              end if;
82
            when mon_WAIT2 =>
83
              if (write_monit = '0') then
84
                mon\_state \le mon\_WAIT2;
85
86
              else
87
               mon\_state \le mon\_WRITE;
              end if;
88
            when others \Rightarrow
89
              mon\_state <= mon\_IDLE;
90
         end case;
91
       end if;
92
     end process;
93
94
     -- Output depends solely on the current state
95
96
     process(mon_state)
97
     begin
98
       case mon_state is
          when mon_IDLE \Rightarrow
99
            wr_mon_en \quad <= \ '0 \ ';
100
            reg_mon_flag <= '0';</pre>
101
          when mon_WRITE_reg \Rightarrow
102
```

wr_mon_en	$\leq=$	'1';
reg_mon_flag	<=	'1';
when mon_WAIT1	\Rightarrow	
wr_mon_en	<=	'0';
reg_mon_flag	<=	'0';
when mon_WRITE	\Rightarrow	
wr_mon_en	$\leq=$	'1';
reg_mon_flag	$\leq=$	'0';
when mon_WAIT2	\Rightarrow	
wr_mon_en	$\leq=$	'0';
reg_mon_flag	$\leq=$	'0';
when others	\Rightarrow	
wr_mon_en	$\leq=$	'0';
reg_mon_flag	$\leq=$	'0';
end case;		
end process;		
	wr_mon_en reg_mon_flag when mon_WAIT1 wr_mon_en reg_mon_flag when mon_WRITE wr_mon_en reg_mon_flag when mon_WAIT2 wr_mon_en reg_mon_flag when others wr_mon_en reg_mon_flag end case; end process;	<pre>wr_mon_en <= reg_mon_flag <= when mon_WAIT1 => wr_mon_en <= reg_mon_flag <= when mon_WRITE => wr_mon_en <= reg_mon_flag <= when mon_WAIT2 => wr_mon_en <= reg_mon_flag <= when others => wr_mon_en <= reg_mon_flag <= end case; end process;</pre>

D.10 Z_AER_tx (second version)

```
breakatwhitespace
```

1 --- =

```
START MONITORING PACKET
2 --- -
 3 --- =
4
     tx_d_sm <= CTRL_HEAD & START_MON_HEAD & reg_Mon & CHIP_ID_in;
 5
 6
     reg_Mon <= '0' & MonFifo_data_r_in(0)(2 downto 0);
 7
 8
     --- MOORE FSM
9
    -\!\!- Logic to advance to the next state
10
11
     process(user_clk)
     begin
12
13
       if (rising_edge(user_clk)) then
         if (reset_c = '1') then
14
15
            sm_state <= sm_IDLE;</pre>
          else
16
17
            case {\rm \ sm\_state \ is}
              when sm_IDLE \Rightarrow
18
                 sm_state <= sm_IDLE;
if (en_start_mon = '1') then
19
20
                   if (MonFifo_empty_int = '0') then
21
22
                     sm_state <= sm_reg_Mon;</pre>
23
                   else
                     sm_state <= sm_WAIT_reg;</pre>
24
25
                   end if;
                 end if;
26
27
               when sm_WAIT_reg \Rightarrow
                 if (MonFifo_empty_int = '0') then
28
29
                   sm\_state \le sm\_reg\_Mon;
30
                 else
                   sm\_state <= sm\_WAIT\_reg;
31
32
                 end if;
               when sm_reg_Mon \Rightarrow
33
                 if (ready_tx = '1') then
34
                   sm\_state \le sm\_SEND;
35
36
                 else
                   sm\_state \le sm\_WAIT;
37
                 end if;
38
```

```
when sm_WAIT =>
39
                 if (ready tx = '1') then
40
                   sm_state <= sm_SEND;</pre>
41
                 else
42
                   sm\_state \le sm\_WAIT;
43
44
                 end if;
               when sm\_SEND =>
45
                 {\rm sm\_state} \ <= \ {\rm sm\_WAIT};
46
                 if (ready_tx = '1') then
47
                   sm\_state <= sm\_DONE\_SM;
48
49
                 end if;
               when sm_DONE_SM =>
50
                 sm\_state \le sm\_IDLE;
51
52
               when others \Rightarrow
                 sm_state <= sm_IDLE;</pre>
53
54
            end case;
          end if;
55
56
       end if;
57
     end process;
58
59
     gen\_MonRD\_out: \ for \ i \ in \ 0 \ to \ size\_x\_1 \ generate
       MonFifo_rd_out(i) <= MonFifo_rd_out_int(i) or MonFifoRd_sm;</pre>
60
61
     end generate;
62
     -- Output depends solely on the current state
63
64
     process(sm_state)
     begin
65
66
       case sm\_state is
          when sm_IDLE \Rightarrow
67
            sm\_pck\_valid <= \ '1 \ ';
68
                       <= '0';
            sm_done
69
            MonFifoRd\_sm <= '0';
70
71
          when sm_WAIT_reg \Rightarrow
            sm_pck_valid <= '1';
72
                         <= '0';
            sm\_done
73
            MonFifoRd\_sm <= '0';
74
75
          when sm_reg_Mon \Rightarrow
            sm_pck_valid \ll '1';
76
            sm\_done
                       <= '0';
77
            MonFifoRd\_sm <= '1';
78
          when sm_WAIT \Rightarrow
79
            sm\_pck\_valid <= \ '1 \ ';
80
                         <= '0';
81
            sm_done
            MonFifoRd\_sm <= '0';
82
          when sm\_SEND \implies
83
84
            sm_pck_valid \ll '0';
                                           - > \text{ send}
                       <= '0';
85
            sm done
            {\rm MonFifoRd\_sm} \ <= \ \ '0 \ ';
86
          when sm_DONE_SM \implies
87
            sm_pck_valid <= ',1';
88
                       <= '1';
            sm done
                                         -- > done
89
            MonFifoRd\_sm <= '0';
90
          when others \Rightarrow
91
            sm\_pck\_valid <= \ '1\ ';
92
                          <= '0';
93
            sm_done
            MonFifoRd\_sm <= '0';
94
95
       end case;
     end process;
96
97
98
     tx\_src\_rdy\_n\_sm \le sm\_pck\_valid or (not ready\_tx);
99
```

 - ——— Monitoring PACKET ————
Mealy fsm
Logic to advance to the next state
process (user_clk)
begin
if (rising_edge(user_clk)) then
case mn_state is
when $m_{\rm L}$ DLE =>
$mn_{state} <= mn_{HDLE};$
If (ready_tx = 1' and MonFilo_empty_int = 0' and en_monit = 1' and mon packet = $(0')$ then
mp state = 0) then
and if.
when mp BFAD ->
if (ready ty = '1' and end mon packet = '0') then
m state $\leq -$ m BEAD WRITE:
mn_state <= mn_DLE:
end if:
when nn BEAD WRITE \Rightarrow
if ready $tx = 1^{\circ}$ and end mon packet = 0° then
mn state <= mn READ WRITE:
else
mn state $\leq =$ mn EMPTY;
end if:
when mn WAIT \Rightarrow
$mn_state \leq mn_WAIT;$
if $ready_t x = 1$, then
$mn_state \le mn_WAIT1;$
end if;
when $mn_WAIT1 \Longrightarrow$
if (end_mon_packet = '1') then
$mn_state \le mn_IDLE;$
else
$mn_state <= mn_WAIT2;$
end if;
when mn_WAIT2 \Rightarrow
if $(ready_tx = 0)$ then
$mn_state \le mn_WAIT;$
e_{1S11} (end_mon_packet = 11) then
$\operatorname{mn}_{\operatorname{state}} <= \operatorname{mn}_{\operatorname{mL}}$
mn state $\sim mn$ BFAD.
$\operatorname{mn}_{\operatorname{state}} = \operatorname{mn}_{\operatorname{state}},$
when mn FMPTY \Rightarrow
mn state $\leq mn$ DLE:
if ready $tx = 0$, then
mn state $\leq mn$ WAIT:
end if:
when others \Rightarrow
mn state \leq mn IDLE;
end case;
end if;
end process;

```
-- data have been already transmitted
160
161
      end mon process: process(user clk)
162
      begin
        if (rising_edge(user_clk)) then
163
          if (reset_c = '1' or mn_oip = '0') then
end_mon_packet <= '0';
164
165
166
          else
            if (tx\_src\_rdy\_n\_mn = '0' \text{ and } (monFifo\_count = (size\_x\_1)) and (
167
        monArray\_count = size\_y\_1) ) then
              end_mon_packet <= '1';
168
169
            end if;
          end if;
170
        end if:
171
     end process;
172
173
174
     -- Read enable signal assignment to each FIFO
     gen_dec_mon: for i in 0 to size_x_1 generate
175
        MonFifo_rd_out_int(i) <= '1' when (monFifo_count = i) and (end_mon_packet = '0')
176
       and (MonFifo_rd_en = '1') else '0';
177
      end generate gen_dec_mon;
178
      MonFifo_empty_int <= and_reduce(MonFifo_empty_in);
179
      MonFifoValid_int <= not MonFifoValid(conv_integer(unsigned(monFifo_count_1)));
180
181
      process(user_clk)
182
183
      begin
        if (rising_edge(user_clk)) then
184
185
          if (reset_c = '1') then
          monFifo_count_1 <= (others => '0');
elsif (monCount_en = '1') then
186
187
            monFifo_count_1 <= monFifo_count;</pre>
188
          end if;
189
190
        end if;
     end process;
191
192
193
     - process to count an index used to switch from one monit. FIFO to another
194
195
      MonFIFO_count_process: process(user_clk)
      begin
196
197
        if (rising_edge(user_clk)) then
          if (reset_c = '1') then
198
            monFifo\_count <= (others \implies '0');
199
          elsif (monCount_en = '1') then
200
             if (monFifo_count < size_x_1) then
201
202
               monFifo_count <= monFifo_count + 1;</pre>
203
             else
              monFifo\_count <= (others \implies '0');
204
            end if;
205
          end if;
206
207
        end if:
      end process;
208
209
     ArrayCount_en \le '1' when tx\_src\_rdy\_n\_mn = '0' and (monFifo\_count = (size\_x\_1))
210
        else '0':
211
       - Process to keep track of the number of the monitoring data transmitted (of each
212
        fifo)
      Array_counter_process: process(user_clk)
213
        begin
214
215
          if (rising_edge(user_clk)) then
            if (reset_c = '1') then
216
```

```
monArray\_count <= (others \implies '0');
217
             elsif (ArrayCount en = '1') then
218
                if (monArray_count < size_y_1) then
219
                  monArray_count <= monArray_count + 1;</pre>
220
                else
221
222
                 monArray\_count <= (others => '0');
               end if;
223
             end if;
224
           end if;
225
        end process;
226
227
228
       - Mealy machine
      {\tt process}\,(\,{\tt mn\_state}\,,\ {\tt ready\_tx}\,,\ {\tt end\_mon\_packet}\,)
229
230
      begin
231
        case mn_state is
232
           when mn_IDLE \Rightarrow
             monCount en \langle = '0';
233
             MonFifo\_rd\_en <= '0';
234
             235
             wait_docc_mn <= '1';
236
237
           when mn_READ \Rightarrow
             if (ready_tx = '1' and end_mon_packet = '0') then
238
               monCount\_en <= '1';
239
240
             else
               monCount\_en <= '0';
241
242
             end if;
             {\rm MonFifo\_rd\_en} \ <= \ '1 \ ';
                                          --- -- read
243
             mn_oip <= '1';
wait_docc_mn <= '1';</pre>
244
245
           when mn_READ_WRITE =>
246
             if (ready_tx = '1' and end_mon_packet = '0') then
247
               monCount\_en <= '1';
248
249
             else
              monCount_en <= '0';
250
251
             end if;
             MonFifo_rd_en <= '1';
252
                                         -- --read
                       <= '1';
253
             mn_oip
             wait_docc_mn <= '1';
254
           when mn_WAIT \implies
255
             monCount\_en \quad <= \ '0 \ ';
256
             {\rm MonFifo\_rd\_en}\ <=\ '0\ ';
257
             mn_oip <= '1';
wait_docc_mn <= '1';
258
259
           when mn_WAIT1 \implies
260
             if (end\_mon\_packet = '1') then
261
262
               monCount\_en <= '0';
             else
263
              monCount_en <= '1';
264
             end if;
265
             {\rm MonFifo\_rd\_en}\ <=\ '0\ ';
266
                       <= '1';
             mn oip
267
             wait_docc_mn <= '0';
268
           when mn_WAIT2 \implies
269
             if (end\_mon\_packet = '0' and ready\_tx = '1') then
270
271
               monCount\_en <= '1';
272
             else
               {\rm monCount\_en} \ <= \ \ '0 \ ';
273
             end if;
274
             MonFifo_rd_en <= '1';
275
                           <= '1';
276
             mn_oip
             wait_docc_mn <= '0';
277
```

```
when mn_EMPTY =>
278
            monCount en \langle = '0';
279
            MonFifo\_rd\_en <= '0';
280
                           <= '1';
                                         – –--done
281
            mn_oip
            wait_docc_mn <= '1';
282
283
          when others \Rightarrow
                           <= '0';
            monCount_en
284
            {\rm MonFifo\_rd\_en} \ <= \ '0 \ ';
285
                            <= '0';
286
            mn_oip
            wait_docc_mn <= '1';
287
288
        end case;
     end process;
289
290
                        <= MonFifo_data_r_in(conv_integer(unsigned(monFifo_count_1)));
291
     tx_d_mn
     tx_src_rdy_n_mn <= (MonFifoValid_int and wait_docc_mn) or tx_dst_rdy_n_i;</pre>
292
```

D.11 AER_OneBoard (second version)

breakatwhitespace

```
MONITORING CONTROLLER
  2
  3
                  _ _
  4
               gen_monit_fifo: for i in 0 to size_x_1 generate
  5
               monit_fifo_inst : monitFIFO_SB
  6
  7
                   PORT map(
  8
                           rst
                                                                   \Rightarrow reset
  9
                            clk
                                                                  => user_clk ,
                            din
                                                                  => dIn_monitfifo(i),
10
11
                            wr_en
                                                                  \implies wr_monitfifo(i),
                           rd en
                                                                  => rd_monitfifo(i).
                                                                  => MonitFifoData_i(i),
13
                            dout
14
                            full
                                                                   => MonitFifoFull_i(i),
                            almost_full \implies open,
                            empty
                                                                  => MonitFifoEmpty_i(i),
16
                            almost empty=> open,
17
                                                                 => MonitFifoValid_i(i)
18
                            valid
                     );
19
              end generate gen_monit_fifo;
20
21
               MonitFifoFull <= or_reduce(MonitFifoFull_i);</pre>
22
23
24
              gen_MonWrite: for i in 0 to size_x_1 generate
                    Write: wr_monitfifo(i) <= wr_mon_en and (not MonitFifoFull);
25
               end generate gen_MonWrite;
26
27
               dIn\_monitfifo\left(0\right)\ <=\ conv\_std\_logic\_vector\left(0\ ,\ 13\right)\ \&\ reg\_Mon\ when\ mon\_reg\_flagWR\ =\ flagWR\ =\ f
28
                      '1' else monit_data_in(0);
29
               gen_dinMonFifo: for i in 1 to size_x_1 generate
dIn_monitfifo(i) <= (others => '0') when mon_reg_flagWR = '1' else monit_data_in(
30
31
                     i);
32
               end generate gen_dinMonFifo;
33
               monit_block <= MonitFifoFull;</pre>
34
35
                                                                                 – WRITING FSM –
36
               process(user_clk)
37
```

```
38
     begin
        if (rising_edge(user_clk)) then
39
          case mn_state_wr is
40
            when mon_IDLE \Rightarrow
41
               if (start_monit = '1') then
42
43
                 mn_state_wr <= mon_WRITE_reg;</pre>
               else
44
45
                mn\_state\_wr <= mon\_IDLE;
46
              end if;
            when mon WRITE reg =>
47
               if (MonitFifoFull = '1') then
48
                mn\_state\_wr <= mon\_WAIT1;
49
50
               else
                mn\_state\_wr <= mon\_WRITE;
51
               end if;
53
            when mon_WAIT1 \Rightarrow
               if (write_monit = '0') then
54
                 mn\_state\_wr <= mon\_WAIT1;
55
56
               else
                mn\_state\_wr <= mon\_WRITE\_reg;
57
               end if;
58
            when mon_WRITE =>
59
               if (MonitFifoFull = '1') then
60
                 mn\_state\_wr <= mon\_WAIT2;
61
               elsif (start_monit = '1') then
62
63
                 mn_state_wr <= mon_WRITE_reg;</pre>
               elsif (write_monit = '0') then
64
65
                 mn_state_wr <= mon_IDLE;</pre>
               else
66
67
                 mn\_state\_wr <= mon\_WRITE;
               end if;
68
            when mon_WAIT2 \Rightarrow
69
               if (write_monit = '0') then
70
                mn\_state\_wr <= mon\_WAIT2;
71
               else
72
                mn\_state\_wr <= mon\_WRITE;
73
74
              end if;
75
            when others \Rightarrow
              mn\_state\_wr <= mon\_IDLE;
76
77
          end case;
       end if;
78
     end process;
79
80
     -- Output depends solely on the current state
81
82
     process(mn_state_wr)
83
     begin
       case \ mn\_state\_wr \ is
84
          when mon_IDLE \Rightarrow
85
                            <= '0';
            wr_mon_en
86
            mon\_reg\_flagWR <= '0';
87
          when mon_WRITE_reg =>
88
                             < '1 ';</pre>
            wr_mon_en
89
            mon\_reg\_flagWR <= '1';
90
          when mon_WAIT1 \Rightarrow
91
                             <= '0';
92
            wr_mon_en
            mon\_reg\_flagWR <= '0';
93
          when mon_WRITE \Rightarrow
94
                             <= '1':
            wr_mon_en
95
            {\rm mon\_reg\_flagWR} \ <= \ \ '0 \ ';
96
97
          when mon_WAIT2 \Rightarrow
                             <= '0';
            wr_mon_en
98
```

```
{\rm mon\_reg\_flagWR} \ <= \ \ '0 \ ';
99
100
          when others
                        =>
<= '0';
101
            wr\_mon\_en
            mon\_reg\_flagWR <= '0';
        end case:
103
104
      end process;
105
                            — READING FSM —
106
107
     -- Set the constant flag basing on the number of PE (odd or even)
108
      size_flag_odd: if ( (size_x mod 2) = 1 ) generate
109
        constant size_PE_odd : std_logic := '1';
110
111
        begin
112
          · . . .
      end generate size_flag_odd;
113
114
      size_flag_even: if ( (size_x mod 2) = 0 ) generate
115
        constant size_PE_odd : std_logic := '0';
116
117
        begin
118
     end generate size_flag_even;
119
120
121
     -- Mealy fsm
     -- Logic to advance to the next state
      process(user_clk)
123
124
      begin
        if (rising_edge(user_clk)) then
125
126
          case mn_state_rd is
            when mn_IDLE =>
127
               mn_state_rd <= mn_IDLE;</pre>
128
               if (MonFifo_rd_en = '1' and MonFifo_empty_int = '0' and end_mon_packet =
129
        '0') then
130
                mn_state_rd <= mn_READ_reg;</pre>
               end if;
131
132
            when mn_READ_reg \Rightarrow
               if (MonFifo_rd_en = '1') then
133
                 mn\_state\_rd <= mn\_READ;
134
135
               else
                mn\_state\_rd <= mn\_WAIT\_reg;
136
137
               end if;
            when mn_WAIT_reg \Rightarrow
138
               if (MonFifo_rd_en = '1') then
139
                 mn\_state\_rd <= mn\_READ;
140
               else
141
142
                 mn_state_rd <= mn_WAIT_reg;</pre>
143
               end if;
            when mn_READ =>
144
               if (MonFifo_rd_en = '1' and end_mon_packet = '0') then
145
                 mn_state_rd <= mn_READ_WRITE;</pre>
146
147
               else
                 mn state rd \leq mn IDLE;
148
               end if;
149
            when mn_READ_WRITE =>
150
               if MonFifo_rd_en = '1' and end_mon_packet = '0' then
151
152
                 mn\_state\_rd <= mn\_READ\_WRITE;
153
               else
154
                 mn\_state\_rd <= mn\_EMPTY;
               end if;
155
            when mn_WAIT \Rightarrow
156
               mn_state_rd <= mn_WAIT;</pre>
157
               if MonFifo_rd_en = '1' then
158
```

```
159
                 mn\_state\_rd <= mn\_WAIT1;
               end if;
160
            when mn_WAIT1 \implies
161
               if (end_mon_packet = '1') then
162
                 mn\_state\_rd <= mn\_IDLE;
163
164
               else
                mn\_state\_rd <= mn\_WAIT2;
165
166
               end if;
             when mn_WAIT2 \implies
167
               if (MonFifo_rd_en = '0') then
168
                 mn_state_rd <= mn_WAIT;</pre>
169
               elsif (end_mon_packet = '1') then
170
171
                 mn_state_rd <= mn_IDLE;</pre>
172
               else
                 mn\_state\_rd <= mn\_READ;
173
               end if;
174
             when mn EMPTY =>
175
               mn_state_rd <= mn_IDLE;</pre>
176
177
               if MonFifo_rd_en = '0' then
                mn\_state\_rd <= mn\_WAIT;
178
               end if;
179
180
             when others \Rightarrow
181
               mn_state_rd <= mn_IDLE;</pre>
          end case;
182
        end if:
183
184
     end process;
185
     mon\_cond <= '1' when (monFifo\_count =(size\_x_1)or monFifo\_count =(size\_x_1 - 1))
186
     and (monArray_count = size_y_1) else '0';
mon_cond_d <= '1' when (monFifo_count_d =(size_x_1) or monFifo_count_d =
187
188
      (size_x_1 - 1)) and (monArray_count = size_y_1) else '0';
189
      mon\_cond1 <= '1' when (monFifo\_count = (size\_x\_1)) and (monArray\_count = size\_y\_1)
190
191
      else
           '0':
192
    -- Process to set "end_mon_packet", that is used to stop the monitoring
193
    -- transmission relative to one instruction after the right number of
194
    -- data have been already transmitted
195
196
      end_mon_process: process(user_clk)
197
      begin
198
        if (rising_edge(user_clk)) then
          if (reset = '1' or monit_read_stop = '0') then
199
            end\_mon\_packet \ <= \ '0 \ ';
200
201
           else
             if (tx_mn_valid = '0' and mon_cond = '1') then
202
               end_mon_packet <= '1';
203
204
            end if;
          end if;
205
        end if;
206
     end process;
207
208
      rst counters \leq 1', when tx mn valid = '0' and mon cond d = '1' else '0';
209
210
       - Mon read enable assignment
211
     gen_dec_mon: for i in 0\ to\ size\_x\_1\ generate
212
        {\tt rd\_monitfifo\_int(i) <= '1' \ when}
213
214
      (monFifo_count = i or (monFifo_count1 = i and (mon_cond1 = '0')))
      else '0':
215
      end generate gen_dec_mon;
216
217
218
      MonFifo_empty_int <= and_reduce(MonitFifoEmpty_i);</pre>
      MonFifoValid_int <= not MonitFifoValid_i(conv_integer(unsigned(monFifo_count_d)));
219
```

```
<= not (MonFifo_empty_int);
220
     monit busy
221
     MnFIFO Empty
                         <= MonFifo empty int;
222
       - "mon_reg_flag" is necessary in order to set to '1' all "read_enable"
223
     -- signals when the number of the monitored register (the data in the
224
225
     -- first column and first row) needs to be transmitted
     gen_rd_MonFIFO: for i in 0 to size_x_1 generate
226
        rd\_monitfifo(i) <= (rd\_monitfifo\_int(i) and
227
      (not end_mon_packet) and MonFifo_rd_int) or (mon_reg_flag and wait_docc_mn);
228
      end generate gen_rd_MonFIFO;
229
230
      process(user_clk)
231
232
      begin
233
        if (rising_edge(user_clk)) then
          if (reset = '1' or rst_counters = '1') then
234
            monFifo\_count\_d <= (others => '0');
235
            monFifo_count1_d <= conv_std_logic_vector(1,log2_size_x_1);</pre>
236
          elsif (monCount_en = '1') then
237
238
            monFifo_count_d <= monFifo_count;</pre>
            monFifo_count1_d <= monFifo_count1;</pre>
239
          end if;
240
        end if;
241
242
      end process;
243
       - Process to count an index used to switch from one monitoring FIFO to another one
244
245
     MonFIFO_count_process: process(user_clk)
246
      begin
247
        if (rising_edge(user_clk)) then
          if (reset = '1' or rst_counters = '1') then
monFifo_count <= (others \Rightarrow '0');
248
249
            monFifo_count1 <= conv_std_logic_vector(1,log2_size_x_1);</pre>
250
          elsif (monCount_en = '1') then
251
252
            if(monFifo\_count < size\_x\_1 - 1) then
              monFifo count \leq monFifo count + 2;
253
254
            else
              monFifo_count <= 1 - (size_x_1 - monFifo_count);</pre>
255
            end if:
256
257
             if(monFifo\_count1 < size\_x\_1 - 1) then
              monFifo_count1 <= monFifo_count1 + 2;</pre>
258
259
             else
              monFifo\_count1 \le 1 - (size\_x\_1 - monFifo\_count1);
260
261
            end if;
          end if;
262
        end if;
263
264
     end process;
265
     ArrayCount_en \le '1' when tx_mn_valid = '0' and (monFifo_count_d = (size_x_1) or
266
       monFifo\_count\_d = (size\_x\_1 - 1)) else '0';
267
     -- Process to keep track of the number of the monitoring data transmitted (of one
268
       fifo)
      Array_counter_process: process(user_clk)
269
270
        begin
          if (rising\_edge(user\_clk)) then
271
            if (reset = '1' or rst_counters = '1') then
272
              monArray\_count <= (others => '0');
273
            elsif (ArrayCount_en = '1') then
274
               if (monArray_count < size_y_1) then
275
                monArray_count <= monArray_count + 1;</pre>
276
               else
277
                monArray\_count <= (others \implies '0');
278
```

```
end if;
279
            end if;
280
          end if;
281
        end process;
282
283
284
     --- Mealy machine
      process(mn_state_rd, MonFifo_rd_en, end_mon_packet)
285
286
      begin
        case mn_state_rd is
287
          when mn IDLE \Rightarrow
288
                              <= '0';
289
            monCount\_en
             monit_read_stop <= '0';</pre>
290
                              <= '0';
291
             mon\_reg\_flag
                              <= '0';
             MonFifo\_rd\_int
292
                              <= '1';
            wait_docc_mn
293
294
          when mn_READ_reg \Rightarrow
                              <= '0';
            monCount en
295
             monit_read_stop <= '1';</pre>
296
297
             mon_reg_flag
                              <= '1';
            MonFifo_rd_int <= '0';
298
             wait_docc_mn
                              <= '1';
299
          when mn_WAIT_reg =>
300
                              <= '0';
301
            monCount_en
            monit_read_stop <= '1';</pre>
302
                              <= '1';
             mon_reg_flag
303
304
             MonFifo_rd_int <= '0';</pre>
                              <= '0';
             wait docc mn
305
306
          when mn_READ \implies
             if (MonFifo_rd_en = '1' and end_mon_packet = '0') then
307
               monCount\_en <= '1';
308
309
             else
              monCount\_en <= '0';
310
311
             end if;
            monit_read_stop <= '1';</pre>
312
            MonFifo_rd_int <= '1';
313
                              <= '0';
314
             mon_reg_flag
                              <= '1';
             wait_docc_mn
315
          when mn_READ_WRITE \implies
316
             if (MonFifo_rd_en = '1' and end_mon_packet = '0') then
317
               monCount_en <= '1';
318
319
             else
              monCount\_en <= '0';
320
321
             end if;
             MonFifo_rd_int <= '1';</pre>
322
             monit\_read\_stop <= '1';
323
324
             mon_reg_flag
                             <= '0';
                              <= '1';
325
             wait_docc_mn
          when mn_WAIT \Rightarrow
326
            monCount_en
                              <= '0';
327
            monit_read_stop <= '1';</pre>
328
            MonFifo_rd_int <= '0';
329
                              <= '0';
             mon_reg_flag
330
             wait_docc_mn
                              <= '1';
331
          when mn_WAIT1 \implies
332
             if (end_mon_packet = '1') then
333
               monCount\_en <= '0';
334
335
             else
              monCount\_en <= '1';
336
             end if;
337
             monit_read_stop <= '1';
338
            MonFifo_rd_int <= '0';
339
```

```
<= '0';
340
                            mon\_reg\_flag
                            wait docc mn
                                                                  <= '0';
341
                       when mn_WAIT2 \implies
342
                            if (end_mon_packet = '1' or MonFifo_rd_en = '0') then
343
                                monCount\_en <= '0';
344
345
                            else
                               monCount_en <= '1';
346
347
                            end if;
                            monit_read_stop <= '1';</pre>
348
                           MonFifo_rd_int <= '1';
349
                                                                  <= '0';
350
                            mon_reg_flag
                            wait_docc_mn
                                                                  <= '0';
351
                       when mn_EMPTY =>
352
                                                                  <= '0';
                           monCount\_en
353
                            monit\_read\_stop <= '1';
354
                           MonFifo_rd_int <= '0';
355
                                                                  <= '0';
                           mon_reg_flag
356
                                                                  <= '1';
357
                            wait_docc_mn
358
                       when others \Rightarrow
                                                                  <= '0';
                           monCount_en
359
                           monit\_read\_stop <= '0';
360
                            {\rm MonFifo\_rd\_int} \ <= \ '0 \ ';
361
                                                                  <= '0';
362
                            mon\_reg\_flag
                                                                  <= '1';
                           wait\_docc\_mn
363
                 end case;
364
365
            end process;
366
367
               - Mux in order to transmit all zeros when: 1) the number of the
                 - monitored register (the data in the first column and first row)
368
            -- needs to be transmitted and 2) when there is an odd number of
369
            -- column and so the less significant 16 bits of "MonFifoData" need
370
               - to be set to '0'
371
372
            MonFifoData_out1(15 downto 0)
                                                                                        <= MonitFifoData_i(conv_integer(unsigned(</pre>
                 monFifo count d)));
                 373
            MonFifoData_out2(15 downto 0)
                                                                                          else MonitFifoData_i(conv_integer(unsigned(
374
                 monFifo_count1_d)));
             MonFifoData(15 downto 0)
                                                                                              <= MonFifoData_out1(15 downto 0);
375
376
             MonFifoData(31 downto 16)
                                                                                             <= MonFifoData_out2(15 downto 0);
377
             tx_mn_valid \ll (MonFifoValid_int and wait_docc_mn) or (not MonFifo_rd_en) or (not MonFifo_
378
                 mn_stop_tx;
```

379 $mn_valid_out \ll not(tx_mn_valid);$

Bibliography

- A. Sripad, G. Sanchez, M. Zapata, V. P., Taho Dorta, S. Cambria, A. Marti, K. Krishnamourthy, and J. Madrenas. «SNAVA—A real-time multi-FPGA multimodel spiking neural network simulation architecture». In: *Neural networks* 97 (Nov. 2018), pp. 28–45 (cit. on pp. 1, 2, 12–14, 22, 33).
- [2] N. Zheng and P. Mazumder. Learning in Energy-Efficient Neuromorphic Computing. IEEE Press., 2020 (cit. on pp. 1, 2, 5–9, 11–13).
- [3] J. L. Lobo, J. Del Ser, A. Bifet, and N. Kasabov. «Spiking Neural Networks and online learning: An overview and perspectives». In: *Neural networks* 121 (2020), pp. 88–100 (cit. on pp. 1, 5–11).
- [4] M. Zapata, T. Dorta, J. Madrenas, and G. Sánchez. «AER-SRT: Scalable spike distribution by means of synchronous serial ring topology address event representation». In: *Neurocomputing* 171 (2016), pp. 1684–1690 (cit. on pp. 2, 22).
- [5] M. Zapata. «Arquitectura Escalable SIMD con Conectividad Jera'rquica y Reconfigurable para la Emulacio'n de SNN». 2016 (cit. on pp. 3, 14–18, 20, 22, 25–27).
- [6] W. Gerstner and W. M. Kistler. Spiking neuron models: Single neurons, populations, plasticity. Cambridge University Press., 2002 (cit. on pp. 3–5, 9–11).
- [7] A. L. Hodgkin and A. F. Huxley. «A quantitative description of membrane current and its application to conduction and excitation in nerve». In: *The Journal of Physiology* 171 (Aug. 1952), pp. 500–544 (cit. on p. 6).
- [8] E.M. Izhikevich. Dynamical systems in neuroscience. MIT Press., 2007 (cit. on p. 7).
- [9] B. Petro, N. Kasabov, and R. M. Kiss. «Selection and Optimization of Temporal Spike Encoding Methods for Spiking Neural Networks». In: *IEEE transactions* on neural networks and learning systems 31(2) (Feb. 2020), pp. 358–370 (cit. on pp. 8, 9).
- [10] D.O. Hebb. The Organization of Behavior: A Neuropsychological Theory. New York: Wiley, 1949 (cit. on p. 11).

- [11] J. Schemmel, D. Brüderle, A. Grübl, M. Hock, K. Meier, and S. Millner. «A waferscale neuromorphic hardware system for large-scale neural modeling». In: *IEEE International Symposium on Circuits and Systems (ISCAS)* (2010), pp. 1947–1950 (cit. on p. 12).
- [12] A.W.Smith, L.J.McDaid, and S.Hall. «A compact spike-timing-dependentplasticity circuit for floating gate weight implementation». In: *Neurocomputing* 124 (Jan. 2014), pp. 210–217 (cit. on p. 12).
- [13] H. Ekkehard, M. Diesmann M.-O. Gewaltig, and A. Morrison. «NEST: The Neural Simulation Tool». In: *Encyclopedia of Computational Neuroscience* (Apr. 2013), pp. 1–4 (cit. on p. 13).
- [14] R. Hoang, D. Tanna, L. Jayet Bray, S. Dascalu, and F. Harris. «novel CPU/GPU simulation environment for large-scale biologically realistic neural modeling». In: *Frontiers in Neuroscience* 7 (2013), p. 19 (cit. on p. 13).
- [15] S. W. Moore, P. J. Fox, S. J. Marsh, A. Mujumdar, and al. «Bluehive-a fieldprogramable custom computing machine for extreme-scale real-time neural network simulation». In: In 2012 IEEE 20th annual international symposium on, field programmable custom computing machines. (FCCM) (2012), pp. 133–140 (cit. on p. 13).
- [16] C. Zamarreno-Ramos, A. Linares-Barranco, T. Serrano-Gotarredona, and B. Linares-Barranco. «Multicasting Mesh AER: A Scalable Assembly Approach for Reconfigurable Neuromorphic Structured AER Systems. Application to ConvNets». In: *IEEE Transactions on Biomedical Circuits and Systems* 7(1) (June 2012), pp. 82–102 (cit. on p. 13).
- [17] A. Linares-Barranco, R. Paz-Vicente, F. Gómez-Rodriguez, A. Jiménez, M. Rivas, and G. Jiménez. «On the AER convolution processors for FPGA». In: *Proceedings* of 2010 IEEE international symposium on circuits and systems (2010), pp. 4237– 4240 (cit. on p. 13).
- [18] M. Davies, N. Srinivasa, T.H. Lin, and al. «Loihi: a neuromorphic manycore processor with on-chip learning». In: *IEEE Micro* 38(1) (2018), pp. 82–99 (cit. on p. 13).
- [19] J. Madrenas. «HEENS_info_v0.1». In: Private document (2020) (cit. on pp. 18, 20, 31, 43).