

POLITECNICO DI TORINO

Master's Degree in Electronic Engineering



Master's Degree Thesis

Optimization of contact metallization for
cryogenic HEMTs

Supervisors

Prof Matteo COCUZZA

Dr. Cezar ZOTA

Dr. Eunjung CHA

Candidate

Ludovica ASSELTA

April 2025

Abstract

The development of high-performance quantum computers requires readout systems capable of energy-efficient amplification with minimal noise at cryogenic temperatures. Low-noise amplifiers (LNAs) based on InGaAs high-electron-mobility transistors (InGaAs HEMTs) are commonly employed to read low-power signals from a quantum processor, achieving a noise temperature of 2-4 K and a DC power consumption of a few milliwatts.

As future quantum computers scale up the number of qubits, the number of required LNAs may increase, potentially limiting power dissipation due to constrained cooling power.

Optimizing ohmic contact to reduce access resistance is crucial for minimizing signal loss, enhancing device efficiency, and reducing power dissipation at cryogenic temperatures.

This work investigates novel ohmic contact configurations and analyzes their effects on the performance of state-of-the-art InGaAs HEMTs. The metal stack has been optimized, and metal thicknesses were systematically varied to observe their impact on contact resistance and noise indication factor.

Various electrical characterization techniques have been employed, including transmission line measurements (TLM) to analyze the role of metal thickness in device performance.

The measurements aimed to determine the individual parasitic resistive components and assess the DC performance of the fabricated HEMTs at both room temperature and cryogenic conditions.

The results provide important insights into the correlation between the metal layer thickness and the contact resistance, contributing to the advancement of InGaAs HEMTs for quantum computing applications.

I would like to express my sincere gratitude to my supervisors, Cezar Zota and Eunjung Cha, for their invaluable guidance, continuous support, and constructive feedback throughout the development of this research. Their expertise and insights have been fundamental in shaping this work, and I am deeply grateful for the opportunity to have learned from them. I am truly appreciative of the help of Alberto Ferraris throughout the entire experience, particularly for their assistance with the measurement setup. Thanks to Maryline Sousa for performing TEM within this project and Antonis Olziersky for the great support during e-beam lithographic steps.

I also extend my sincere thanks to IBM Research Zurich for providing the necessary resources and a stimulating research environment that has greatly contributed to the success of this study. I am grateful to my colleagues and fellow researchers for their valuable discussions and collaboration, which have enriched both the scientific and personal aspects of this journey.

Table of Contents

List of Tables	VI
List of Figures	VII
Acronyms	X
1 Introduction	1
1.1 Background	2
2 Theory	5
2.1 High Electron Mobility Transistors	5
2.1.1 Noise characterization and resistive components of cryogenic InP HEMT	7
2.2 The Transfer Length Method (TLM)	8
2.2.1 Recess Transfer Length Method	11
3 Experimental	14
3.1 Design	14
3.1.1 TLMs	14
3.1.2 HEMTs	16
3.2 InP Technology	16
3.2.1 Epitaxial structure	16
3.2.2 Fabrication	17
3.3 Measurements	22
3.3.1 Measurement setup	22
3.3.2 Evaluation of resistive components	24
3.3.3 HEMTs DC characterization and Noise Indication Factor . .	26
4 Results and Discussion	29
4.1 Fabricated devices	29
4.2 Measurements	32

4.2.1	TLM Structures	32
4.2.2	HEMTs DC Characterization	35
4.2.3	Influence of nickel thickness and epitaxial structure	37
4.2.4	Influence of gate length on HEMTs performances	40
4.2.5	Influence of device width on HEMTs performances	43
4.2.6	Comparison with previous works	44
5	Conclusion and outlook	45
	Bibliography	46
A	Appendix	51
A.1	TLM measurements	51
A.2	HEMTs DC characterization	51

List of Tables

3.1	Nickel thicknesses in the fabricated chips	19
4.1	Contact resistance comparison with to-date records at 4K	44
4.2	On-resistance comparison with to-date records at 4K	44

List of Figures

1.1	Quantum computer control system schematic	3
2.1	Simplified band diagram of an InGaAs HEMT	6
2.2	Generic HEMT cross section	6
2.3	a) top view of TLM structure, b) simplified equivalent circuit of a TLM structure	10
2.4	Schematic plot for the extraction of resistive components in non-recessed TLM structure	11
2.5	a) top view of a recessed TLM structure, b) simplified equivalent circuit of a recessed TLM structure	12
2.6	a) Schematic plot for the extraction of $R_{sh,ch}$ and the y-intercepts, b) Schematic plot for the extraction of $R_{sh,eff}$ and R_b	13
3.1	TLM layout	15
3.2	Example of recessed TLM design, $l_g = 8\ \mu\text{m}$, $l_{gs} = 6\ \mu\text{m}$	15
3.3	Epitaxial structure A	16
3.4	Epitaxial structure B	16
3.5	Epitaxial structure (top), MESA creation (bottom)	18
3.6	Recess	19
3.7	Ohmic contact deposition	20
3.8	Gate deposition	21
3.9	Metal pads deposition	22
3.10	Probe station used for RT measurements	23
3.11	a) Cryogenic probe station with helium pump, b) zoom on the chuck of the cryogenic probe station	24
4.1	SEM image of recess-TLM for design lengths of $l_g = 0.6\ \mu\text{m}$ and $l_{gs} = 2\ \mu\text{m}$	30
4.2	Corrections of geometric parameters in TLM structures	30
4.4	SEM images of a working HEMT with $L_g = 100\ \text{nm}$	31

4.3	SEM image of shorted recessed TLM for design lengths of $l_g = 0.6 \mu\text{m}$ and $l_{gs} = 14 \mu\text{m}$	31
4.5	SEM images of a HEMT with non-completed gate lift-off, EpiB-1nm $L_g = 100 \text{ nm}$	32
4.6	Resistive parameters extraction for EpiB-1nm at RT	33
4.7	Resistive parameters extraction for EpiB-1nm at 4K	34
4.8	HEMTs DC characterization for EpiA-2nm $L_g = 100 \text{ nm}$, $w = 10 \mu\text{m}$ at RT	35
4.9	HEMTs DC characterization for EpiA-2nm $L_g = 100 \text{ nm}$, $w = 10 \mu\text{m}$ at 4 K	36
4.10	Resistive components variation among the fabricated devices	38
4.11	Variation of HEMTs metrics among the fabricated devices for $L_g = 40 \text{ nm}$ and $w = 10 \mu\text{m}$	39
4.12	Dependence of HEMTs metrics on gate length for $w = 10 \mu\text{m}$ at RT	41
4.13	Dependence of HEMTs metrics on gate length for $w = 10 \mu\text{m}$ at 4 K	42
4.14	Dependence of HEMTs metrics on device width for $L_g = 40 \text{ nm}$ at RT	43
A.1	TLM, sample <i>SA1</i> , <i>EpiA-3nm</i> , RT (left), 4 K (right)	52
A.2	TLM, sample <i>SA1</i> , <i>EpiA-6nm</i> , RT (left), 4 K (right)	53
A.3	TLM, sample <i>SA1</i> , <i>EpiA-10nm</i> , RT (left), 4 K (right)	54
A.4	TLM, sample <i>SA2</i> , <i>EpiA-0.6nm</i> , RT (left), 4 K (right)	55
A.5	TLM, sample <i>SA2</i> , <i>EpiA-1nm</i> , RT (left), 4 K (right)	56
A.6	TLM, sample <i>SA2</i> , <i>EpiA-2nm</i> , RT (left), 4 K (right)	57
A.7	TLM, sample <i>SA2</i> , <i>EpiA-3nm</i> , RT (left), 4 K (right)	58
A.8	TLM, sample <i>SB1</i> , <i>EpiB-1nm</i> , RT (left), 4 K (right)	59
A.9	TLM, sample <i>SB2</i> , <i>EpiB-3nm</i> , RT (left), 4 K (right)	60
A.10	TLM, sample <i>SB3</i> , <i>EpiB-2nm</i> , RT (left), 4 K (right)	61
A.11	TLM, sample <i>SB3</i> , <i>EpiB-6nm</i> , RT (left), 4 K (right)	62
A.12	HEMT DC: sample <i>SA2</i> , <i>EpiB-0.6nm</i> , for $L_g = 10 \text{ nm}$ and $w = 10 \mu\text{m}$ at RT (left) and 4 K (right)	63
A.13	HEMT DC: sample <i>SA2</i> , <i>EpiB-2nm</i> , for $L_g = 10 \text{ nm}$ and $w = 10 \mu\text{m}$ at RT (left) and 4 K (right)	64
A.14	HEMT DC: sample <i>SB1</i> , <i>EpiB-1nm</i> , for $L_g = 10 \text{ nm}$ and $w = 10 \mu\text{m}$ at RT (left) and 4 K (right)	65
A.15	HEMT DC: sample <i>SB3</i> , <i>EpiB-2nm</i> , for $L_g = 10 \text{ nm}$ and $w = 10 \mu\text{m}$ at RT (left) and 4 K (right)	66
A.16	HEMT DC: sample <i>SB2</i> , <i>EpiB-3nm</i> , for $L_g = 10 \text{ nm}$ and $w = 10 \mu\text{m}$ at RT (left) and 4 K (right)	67

Acronyms

HEMT

High electron mobility transistor

LNA

Low noise amplifier

RT

Room temperature

2DEG

Two dimensional electron gas

TLM

Transfer length method

FET

Field effect transistor

HFET

Heterostructure field effect transistor

SCE

Short channel effect

SEM

Scanning Electron Microscopy

Chapter 1

Introduction

InP high electron mobility transistors (HEMTs) have long been studied for their outstanding properties, such as high-frequency and low-noise performances. Due to these characteristics, these devices represent the main focus in the design of low-noise amplifiers (LNAs) for quantum computing. Such amplifiers are electronic devices able to amplify small signals while reducing the noise added during the amplification process. They are used in various applications such as satellite communications, RF receivers and radar systems.

In this work, advancements in InP HEMTs for cryogenic low noise performances for quantum computing applications are presented. The improvement of noise properties of the InP HEMTs have shown great progress by optimizing heterostructures, such as adjusting gate to channel distance and introducing an InP etch stop layer [1]. However to take full advantage of HEMTs merits, the reduction of parasitic resistive component is crucial. Source resistance (R_s) is influenced by others individual resistive components whose impact is studied with *Transfer length method* (TLM) [2] and *Transmission line model* [3].

A comprehensive review of the state-of-the-art HEMT performance is essential to define the objectives of optimization: recent results of cryogenic InGaAs HEMTs such as the one published by Zeng *et al.* [4] report $R_{on} = 330 \Omega \mu\text{m}$, $g_m^{max} = 1.8 \text{ mS}/\mu\text{m}$ at $V_d = 0.7 \text{ V}$, $SS_{min} = 18 \text{ mV/dec}$ at $V_d = 0.1 \text{ V}$ and $F_{min} = 0.22 \sqrt{\text{Vmm/S}}$ at $P_{DC} = 1.6 \text{ mW/mm}$ for a 100 nm gate length. Remarkable performances have been obtained for cryogenic InGaAs HEMTs with cryo-optimized Ohmic contacts by Cha *et al.* [5] recently explored at IBM Research Europe where $R_{on} = 290 \Omega \mu\text{m}$, $g_m^{max} = 1.75 \text{ mS}/\mu\text{m}$ at $V_d = 0.8 \text{ V}$, $SS_{min} = 8 \text{ mV/dec}$ at $V_d = 0.1 \text{ V}$ and $F_{min} = 0.18 \sqrt{\text{Vmm/S}}$ at $P_{DC} = 0.5 \text{ mW/mm}$ were reported for a 130 nm gate length at 4K. Research at IBM proceeded with cryogenic InGaAs HEMTs with optimized indium channel contents and contacts similar to the previous work by Cha *et al.* [6] obtaining a to-date record performance with $R_{on} = 198 \Omega \mu\text{m}$,

$g_m^{max} = 2.3 \text{ mS}/\mu\text{m}$ at $V_d = 0.7 \text{ V}$, $SS_{min} < 10 \text{ mV/dec}$ at $V_d = 0.1 \text{ V}$ and $F_{min} = 0.15 \sqrt{\text{Vmm/S}}$ for a 170 nm gate length at 4 K.

The work presented in this thesis was undertaken in the Cryogenic Electronics team at IBM Research Zürich. The impact of different nickel (Ni) thicknesses on the same metal stack has been investigated observing the implications on the performance of state-of-the-art cryogenic InGaAs HEMTs. Ten different ohmic contact stacks were explored using two different epitaxial structures. Metal deposition was performed by evaporation in order to avoid problems in the fabrication related to sputtering. Resistive components were extracted with transfer length method, this method allows the analysis of the individual parameters influencing the source resistance. Then HEMTs DC characterization was carried out to observe the influence of the ohmic contacts on the HEMTs performance. The analysis was executed over different devices obtained by varying device widths and gate lengths. The influence of the design parameters and of the different epitaxial structures were investigated. All the measurement were performed both at room temperature (RT) and 4 K. Significant results have been achieved, showing a trend in contact resistance with the variation of the nickel thickness, moreover improved cryogenic performances have been recorded.

In chapter 2 a brief theory overview about the working principle of HEMTs and TLM can be found. Chapter 3 presents the experimental processes followed from the design to the fabrication of the devices. In chapter 4 the results are presented and discussed. Finally, chapter 5 briefly summarizes the conclusions and provides an outlook.

1.1 Background

Quantum computing is an emerging field of computer science gaining significant attention. The pioneer of this new area of research was Richard Feynman [7] who in the 1980s argued the need for quantum processors in the simulation of quantum physics phenomena.

Quantum mechanics relies on some key principles, such as entanglement, superposition and interference [8], which enable quantum systems to solve problems exponentially faster than classical computers. While the building block of a classical computer is the bit, which in principle is a transistor that can be either "0" or "1", the building block of a quantum computer is the qubit. It is possible to think to the qubit as a continuous object.

Referring to the superposition principle, the quantum bit is a linear combination

of the ground state and the excited state.

$$\Psi = \cos \frac{\theta}{2} \langle 0 \rangle + e^{i\varphi} \sin \frac{\theta}{2} \langle 1 \rangle \quad (1.1)$$

The two logical states of each qubit correspond to the eigenstates of a suitable physical system. A fundamental and illustrative example is the spin. [9]. A system of two qubits can be described as a linear superposition of four basis states: 00 , 01 , 10 and 11 . More generally, a system of N qubits would result in a superposition of 2^N states. This inherent property introduces a natural parallelism, which can be harnessed to achieve extraordinary computational capabilities, surpassing those of even the most advanced classical computers [10].




Figure 1.1: Quantum computer control system schematic

In figure 1.1 a block scheme of a quantum computer is shown, where three different temperature stages are observed. The actual quantum microprocessor is placed in the dilution refrigerator at a temperature close to 10 mK since the qubits need a cryogenic regime for the correct computation[11]. This has to do with the thermal noise and coherence between qubits.

The present work focuses on the HEMT LNAs present at the 4 K stage of a quantum computer. The exponential increase in the number of qubits integrated into quantum processors necessitates high-performance cryogenic LNAs for qubit readout[12]. To reduce interconnect losses and improve qubit readout sensitivity, it is beneficial to place the InP HEMT LNA at a cooling stage closer to the quantum processor, which operates at 10 mK [1]. However HEMT LNA for quantum computing operates at a 4 K stage, dissipating several milliwatts of power. Due to the cryogenic refrigerator's limited cooling capacity, it is not feasible to position the cryogenic LNA at a colder stage closer to the quantum processor[13]. Since the majority of the heat dissipation in the LNA arises from the transistors, it

becomes necessary to achieve improvements in the low-noise performances and in the low-power operation of HEMTs [13].

Chapter 2

Theory

To understand the phenomena underlying this study, it is essential to introduce the theoretical principles governing HEMTs. This chapter will discuss the fundamental concepts related to the conduction mechanism in these particular devices, and noise and parasitic resistive components will be discussed with the explanation for the extraction of these parameters, providing the necessary context for interpreting the experimental results. Particular attention will be given to the transfer length method, as it plays a central role in the analysis conducted in this work.

2.1 High Electron Mobility Transistors

High electron mobility transistors are heterostructure field-effect transistors offering higher power capacity and low noise performances. These achievements are possible due to particular material combinations exploited for the design of the epitaxial structure. The following discussion is based on Neamen [14].

In the majority of other devices, the channel region is always located within a doped layer of bulk semiconductor; this involves the majority carriers and impurities being in the same region. The consequence of these two kinds of particles being in the same area is a decrease of mobility due to the ionized impurity scattering that the majority carriers experience. In HEMTs the usage of heterostructures enables the separation of the two. In general, one doped semiconducting material named *barrier* is brought into intimate contact with an undoped semiconducting material, with a different bandgap with respect to the previous one, the *channel*, causing a band discontinuity at the interface between the two. The band discontinuity forms a two-dimensional electron gas (2DEG), a triangular-shaped potential well that confines electrons in one direction while leaving them free to move in the others. In figure 2.1 the band diagram of a generic InGaAs HEMT is shown.




Figure 2.1: Simplified band diagram of an InGaAs HEMT

Despite the separation of the channel and the barrier, a Coulomb attraction can still be present between electrons and donor atoms. That is why a *spacer* is usually added: a layer of undoped material, as the one of the barrier, separating the barrier and the channel as shown in the generic cross section of an HEMT in figure 2.2. The disadvantage of this kind of structure is a decrease in the electron density. By adding a doping sheet of silicon atoms in the barrier layer, it is possible to tune the carrier concentration in the 2DEG.




Figure 2.2: Generic HEMT cross section

A highly doped *cap* layer allows the formation of low-resistance ohmic contacts while gate is placed in a recess in the cap layer between source and drain, forming a Schottky contact. The gate modulates carrier density in the channel, enabling or disabling the conduction [15]. An *etch stop* layer may be included to ensure greater accuracy in the selective etching of the cap layer, preventing any impact on the

barrier [16].

The typical gate used in modern HEMTs is T-shaped gate or Y-shaped one, in fact the gate width is directly proportional to the electron transport time in the channel, which in turn determines the operating frequency of the device. While reducing the gate width enhances the frequency characteristics, it also increases the impact of gate resistance, negatively affecting high-frequency performance and noise figure. To mitigate this, a T-shaped gate configuration has been proposed, wherein a wide head and a narrow foot reduce gate resistance, thereby improving frequency response while maintaining a low noise figure [17].

2.1.1 Noise characterization and resistive components of cryogenic InP HEMT

HEMTs have widely been studied for their ultra-low-noise performances, the optimization of noise at low power is strictly necessary in fields such as quantum computing.

The modeling of noise performances of field effect transistors has been provided by Pospieszalski [18] [19]. Noise parameters are related to equivalent circuit elements following the semi-empirical approach of Fukui [20] [21]. Taking into account the elements of an equivalent circuit of a field effect transistor (FET), the minimum noise temperature can be expressed as:

$$T_{min} \approx 2 \frac{f}{f_T} \sqrt{(R_s + R_g + R_i) T_g g_{ds} T_d} \quad (2.1)$$

where f_T is the cut-off frequency, R_s is the source resistance, R_g is the gate resistance, R_i is the intrinsic gate-source resistance, g_{ds} is the drain conductance, while T_g and T_d represent the gate noise temperature and the drain noise temperature respectively.

Equation 2.1 shows that the minimum noise temperature is a function of two frequency-independent constants (T_g and T_d), where the equivalent drain temperature is dependent on the drain current but not on the ambient temperature, while the equivalent gate temperature is often approximated by the device temperature, which at cryogenic temperatures can be higher than the ambient temperature due to self-heating [19][15].

The only dependence on the bias of the transistor is represented by f_T , which is itself proportional to the transconductance g_m and T_d , which is proportional to I_{ds} . Therefore, the bias dependence of the minimum noise temperature can be expressed as:

$$f(V_{ds}, I_{ds}) \cong \frac{\sqrt{I_{ds}}}{g_m}. \quad (2.2)$$

This expression indicates the *noise indication factor* (F) [18]. The optimal bias for lowest noise is thus found at the minimum of the noise indication factor.

Looking at equation 2.2 it is possible to observe that a low-noise HEMT should exhibit high transconductance while operating at a low drain current. To meet low-power requirements, the minimum noise figure must occur at the lowest possible drain voltage and drain current, as the DC power consumption is defined by $P_{DC} = V_d I_d$ [15].

It is now fundamental for the scope of this thesis to analyze the most important contributions of resistive components affecting the low-noise performance of the device. The source resistance is a key parameter because it affects the minimum noise temperature (T_{min}), thus the minimum noise figure (F_{min}) in FETs and HFETs as shown in equation 2.1.

The source resistance can be considered as the sum of four different resistance contributions: the contact resistance (R_c) between the metal and the cap layer, the resistance in the cap layer ($R_{sh, cap}$), the barrier resistance (R_b) formed among the heterostructure cap/barrier/channel and the channel resistance ($R_{sh, ch}$) [22].

At this point, it is important to analyze which of these contributions becomes critical at cryogenic regime. The contact resistance is expected to grow as the temperature decreases following the field-emission model [23]. When examining the metal-cap interface, the main source of current arises from carriers tunneling between the top of the donor band lying in the cap and the metal. In a cryogenic regime, the number of carriers in higher energy states declines due to a decrease in the temperature, resulting in a lower tunneling probability and a slight increase in contact resistance [24]. However the contact resistance does not represent the only critical resistance contribution at cryogenic regime. The barrier resistivity (ρ_b) is governed by a thermionic field-emission process [25] meaning that a thermal contribution promotes the tunneling of the electrons through the barrier to the cap. At cryogenic regime an increase of R_b can thus be observed due to the reduction of the thermal contribution. However for what concerns alloyed contacts a decrease in barrier resistance at low temperatures can be expected, this is attributed to the enhanced conductivity of the diffused metal within the barrier layer [5].

2.2 The Transfer Length Method (TLM)

The characterization of ohmic contacts is essential for assessing the performance of advanced electronic devices. Such contacts can be analyzed with the *Transfer length method* (TLM) introduced by Schockley [2]. In this section the contact characterization will follow Schroder analysis [26].

The computation of the resistive parameters requires the implementation of special test structures as the one shown in figure 2.3b. The working principle

consists of the application of a voltage between the source and drain contacts, causing a current flow. Due to the absence of a recess, the current will flow from the contact to the cap, then it will flow through the cap along the whole source-drain distance to finally arrive at the other contact. This can be summarized by the following equation:

$$R_{total} = 2R_M + 2R_C + R_{sheet,cap}l_{sd} \quad (2.3)$$

where R_C is the contact resistance, R_M the metal resistance which can be neglected, $R_{sheet,cap}$ is the sheet resistance of the cap, while l_{sd} is the distance between the source and the drain. Being the structure symmetric twice the values of R_M and R_C must be considered. In these structures contributions from the others resistive components are neglected since the cap is highly conductive and the current tends to follow the less resistive path.

At this point, different contacts are placed apart while varying gradually l_{sd} forming a structure as the one depicted in figure 2.4. Varying l_{sd} , a change in the measured resistance will be observed. When $l_{sd} = 0 \mu\text{m}$ the computed resistance will just refer to the resistance that electrons will face at each interface between the cap and the ohmic contact. Looking at equation 2.3 it is possible to observe that plotting the measured resistances as a function of l_{ds} , $R_{sh,cap}$ can be extracted as the slope of the line and $2R_C$ as the y-intercept point; it is important to underline that R_{tot} is expressed in $\Omega \mu\text{m}$ meaning the measured resistance must be normalized by multiplying its value for the width of the device.


To ensure that the current flows only through the intended path, the area beneath the contacts must be electrically isolated from the surrounding substrate. This isolation can be accomplished in two ways: either by limiting the implanted or diffused regions using planar fabrication techniques or by etching away the surrounding material to create an elevated mesa structure [26].

The computation of the contact resistivity (ρ_C) requires the introduction of the *transfer length* (l_t). Indeed the traditional computation ($\rho_C = R_C A_C$) would not lead to a correct result since the current flow in the contact is not uniform all over the contact pattern, meaning that the real contact area is different from the physical one. The transfer length represents the length of the path the current is flowing under the contact and can be defined as the distance between the contact edge and the point where the voltage distribution reaches the "1/e" value [26].


$$l_t = \sqrt{\frac{\rho_C}{R_{sh,cap}}} \quad (2.4)$$

Being l_t the effective contact length and being the width already contained in normalized R_C the contact resistivity can be expressed as follows:

$$\rho_C \approx l_t R_C. \quad (2.5)$$



(a)



(b)

Figure 2.3: a) top view of TLM structure, b) simplified equivalent circuit of a TLM structure

Being $\rho_C = l_t^2 R_{sh,cap}$ from equation 2.4 and substituting to $R_C \approx \rho_C / l_t$ from equation 2.5 it is possible to write equation 2.3 as follows:

$$R_{tot} \approx 2l_t R_{sh,cap} + R_{sh,cap} l_{sd}. \quad (2.6)$$

This linear dependence is valid if $l_{sd} \gg l_t$. Looking at equation 2.6 it is possible to extract l_t by the x-intercept of the R_{tot} line.





Figure 2.4: Schematic plot for the extraction of resistive components in non-recessed TLM structure

2.2.1 Recess Transfer Length Method


A simple one-layer model as the one described in the previous section is not able to describe the more complex structure of an HEMT with a gate recess. As shown in figure 2.5b in a recess TLM structure it is possible to distinguish three different regions: the ohmic electrode region is described by a three-layers transmission line where the electrons are injected from the ohmic metal to the cap layer and then to the channel through the barrier, the source access region described by a two-layers transmission line and the side-recess region governed by a simple one-layer transmission line [27].

Different models have been proposed for a theoretical analysis of the system such as [3] [27] [28], all using transmission line model [29]. In the present work the same experimental method of Lee *et al.* will be used, whose results showed the consistency with the analytical model [28].

The procedure to apply for the characterization of resistive components in a recessed TLM structure is similar to the one applied to the non-recessed TLM structures. It is possible to distinguish two significant geometrical parameters: l_g which is the length of the recess and l_{gs} which is the distance from the recess to the contact. The channel sheet resistance $R_{sh,ch}$ is extracted like the $R_{sh,cap}$ in the



(a)



(b)

Figure 2.5: a) top view of a recessed TLM structure, b) simplified equivalent circuit of a recessed TLM structure

previous section by varying l_g exactly like l_{sd} was varied for TLM structures. This is performed at different l_{gs} obtaining a plot like the one shown in figure 2.6a where the slope of the lines is $R_{sh, ch}$. Being the channel sheet resistance a parameter independent on the contact to recess distance, the lines should be parallel. As in the case of non-recessed TLM structures the y-intercept point is extracted; these values (one for each l_{gs}) represent twice the *access resistance* (R_a). The access resistance is then plotted as a function of l_{gs} as shown in figure 2.6b. The y-intercept point corresponds to the sum $R_C + R_b$ while the slope of the line is the effective sheet




Figure 2.6: a) Schematic plot for the extraction of $R_{sh,ch}$ and the y-intercepts, b) Schematic plot for the extraction of $R_{sh,eff}$ and R_b

resistance ($R_{sh,eff}$):

$$R_{sh,eff} = \frac{1}{\frac{1}{R_{sh,cap}} + \frac{1}{R_{sh,ch}}}. \quad (2.7)$$

Knowing R_C from non-recessed structures, the barrier resistance computation is possible.

As concerns the barrier resistivity (ρ_b) a similar discussion as the one that arose for the contact resistivity can be held. The *barrier transfer length* ($l_{t,b}$) can be defined:

$$l_{t,b} = \sqrt{\frac{\rho_b}{R_{sh,cap} + R_{sh,ch}}}. \quad (2.8)$$

The linear dependence of the access resistance with l_{gs} is just possible for $l_{gs} \gg l_{t,b}$, otherwise a saturation is expected.

Chapter 3

Experimental

This chapter provides an insight into the experimental methods exploited in the present work. First, the design of the transistors and the TLM structures is analyzed, after that details about the epitaxial structures and the fabrication process are provided. Finally, the data evaluation techniques are described.

3.1 Design

The analysis of the impact of different nickel thicknesses of the ohmic contact on InGaAs HEMTs performance employs different TLM structures. The e-beam lithography for the realization of those structures and for the HEMTs requires the design of different patterns acting as a mask for the exposure. The design was carried out by *KLayout Editor*.

3.1.1 TLMs

As concerns the TLM structures, one geometric parameter needs to be taken into account: the source-drain distance l_{sd} . The impact of device width could also be an interesting aspect to investigate, indeed, a first layout was realized with different structure widths. However, this aspect was no longer taken into account because of the time consuming measurements needed for the study. In this case the investigation was performed with $w = 200 \mu\text{m}$.

Non-recessed TLM structures were obtained by varying source-drain distances ($l_{sd} = 2 \mu\text{m}, 5 \mu\text{m}, 10 \mu\text{m}, 15 \mu\text{m}, 20 \mu\text{m}$) as shown in figure 3.1a.

Concerning the recessed TLM structures, two geometric parameters need to be taken into account: the recess length (l_g) and the gate-source distance (l_{gs}). Five different recess lengths ($l_g = 0.6 \mu\text{m}, 1 \mu\text{m}, 2 \mu\text{m}, 4 \mu\text{m}, 8 \mu\text{m}$) were considered and, for each of those recess length a structure obtained by varying the gate-source




Figure 3.1: TLM layout

distance ($l_{gs} = 1 \mu\text{m}, 2 \mu\text{m}, 4 \mu\text{m}, 6 \mu\text{m}, 8 \mu\text{m}$) was designed.

Figure 3.1b shows an example of recessed TLM structure design with $l_g = 2 \mu\text{m}$, the l_{gs} length instead varies from the top to the bottom of the structure.




Figure 3.2: Example of recessed TLM design, $l_g = 8 \mu\text{m}$, $l_{gs} = 6 \mu\text{m}$

Figure 3.2 shows a closer view of a recessed TLM structure, precisely the $l_g = 8 \mu\text{m}$ and $l_{gs} = 6 \mu\text{m}$.

3.1.2 HEMTs

The HEMTs were designed as two-finger transistors. In this case, different device widths have been investigated; the selected values were $w = 10 \mu\text{m}$, $30 \mu\text{m}$, $50 \mu\text{m}$, $100 \mu\text{m}$. For each width, gate lengths of $l_g = 40 \text{ nm}$, 70 nm , 100 nm , 130 nm were designed. In addition, large measurement pads were designed with a consistent outline, regardless of device dimensions, to facilitate automated measurements.

3.2 InP Technology

3.2.1 Epitaxial structure

In the present work, cryogenic InGaAs HEMTs were investigated. Two different epitaxial structures were used, respectively labeled *epiA* and *epiB*.

Cap	20nm	n+ InGaAs	
Etch stop	4nm	InP	
Barrier	6nm	InAlAs	δ-doping
Spacer	3nm	InAlAs	
Channel	15nm	$\text{In}_{0.65}\text{Ga}_{0.35}\text{As}$	
Buffer		InAlAs	
Substrate		InP	

Figure 3.3: Epitaxial structure A

			δ-doping
Cap	30nm	n+ InGaAs	
Etch stop	4nm	InP	
Barrier	4nm	InAlAs	δ-doping
Spacer	3nm	InAlAs	
Channel	9nm	$\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$	
Buffer		InAlAs	
Substrate		InP	

Figure 3.4: Epitaxial structure B

In figure 3.3 and 3.4 the two different cross sections are shown.

The two different epitaxial structures (epi) were grown by molecular beam epitaxy. These heterostructures were sourced from a commercial vendor and were not designed as part of this project. Details cannot be shared for confidentiality, however, it is important to underline epiB peculiarity: the cap presents an additional δ -doping. The impact of the epitaxial structure on the performance of the devices will be analyzed in chapter 4.

3.2.2 Fabrication

The fabrication process for the realization of the previously described devices was conducted at the Binnig and Rohrer Nanotechnology Center (BRNC) using state-of-the-art nano and microfabrication tools.

Two different wafers were used, whose epitaxial structures are described in section 3.2.1. 3-inch InP wafers were purchased from a commercial vendor and were diced into $1.5 \times 1.5 \text{ cm}^2$ chips and eBL alignment markers were deposited. A total of 5 chips were fabricated by means of a 5-ebeam step process. The e-beam exposure was handled by BRNC operative team.

The first fabricated sample was intended for a preliminary study to identify potential trends in contact resistance as a function of Ni thickness of the ohmic contact, or other indications that would lead to the choice of the thicknesses of the Ni layer in the following samples. This led to the realization of TLM and recessed TLM structures without HEMTs for the first sample, therefore **GATE** and **METAL1** step were not performed for this chip. The second sample was realized with **epiA** as the first one. Here, four different metal thicknesses were studied by extracting the resistive components using TLM and recessed-TLM structures, along with the DC characterization of HEMTs. The following samples were fabricated using epiB. However, for greater process reliability, only one thickness was deposited on the third and fourth samples, while two thicknesses were used for the last one.

In the following, a description of the fabrication process can be found. Details could not be mentioned due to confidentiality:

- **MESA**: the realization of the mesa required for the isolation of the devices was carried out by removing the cap, the etch stop, the barrier, the spacer, the channel and the parts of the buffer between the structures. To begin, the chip surface was either dehydrated or treated with the adhesion promoter. Next, a negative e-beam resist was applied via spin coating, followed by a soft bake. After the e-beam exposure of the rectangular patterns that define the TLMs and HEMTs, the resist was developed. The proper development was verified using a digital microscope. Any remaining resist residues were then removed in a plasma asher, then the sample underwent a hard bake. After the development, since a negative resist was used, the exposed rectangular pattern remained covered with resist, unlike the rest of the sample. This allowed for the selective etching of the required layers, leaving behind standing structures. The etching process used throughout the fabrication was wet etching. First, the cap layer was etched, followed by the removal of the etch stop. Finally, the barrier, channel, and parts of the buffer were also etched. The consistency of the etched height was verified using a surface profiler. The strip of the resist was then performed. In figure 3.5 the original epitaxial structure and the mesa are shown. EpiA was chosen as an example for the images in this section.



Figure 3.5: Epitaxial structure (top), MESA creation (bottom)

- **RECESS:**the second step aims at the definition of the recess into the cap layer. The surface of the chip was dehydrated and coated with two layers of positive e-beam resists before soft baking. The recess patterns were then exposed with ebeam lithography. During the development, since a positive resist was used, the exposed areas were stripped of resist, while the unexposed regions remained covered, providing protection for the subsequent etching process. The sample was then treated in plasma asher and hard baked. First, the wet etching of the surface oxide was performed, followed by the etching of the cap layer. After verifying the complete removal of the cap layer for the recess, the resist was stripped, following the same procedure as in the previous step. In figure 3.6 the recess creation is shown.
- **OHMICS:** In this step the definition of the ohmic contact patterns and the




Figure 3.6: Recess

metal deposition were carried out. First a demosturizing bake was undertaken, then samples were coated with two layers of positive resist. After the soft baking the patterns of the ohmic contacts were exposed by ebeam lithography and the development was performed. After verifying the correct development of the resist under the microscope, the samples were subjected to oxygen plasma treatment and baking. Next, the deposition of the ohmic contact metals was carried out. As previously mentioned, five samples were fabricated. For all samples, the metal stack consisted of a first layer of nickel (Ni), a second layer of platinum (Pt), and a final thicker layer of gold (Au). Pt is used as a diffusion barrier for Au as Au is diffusive. The thickness of Ni was varied while the thickness of the other two layers was kept constant at 20 nm for the platinum and 150 nm for the gold.

Sample	Epi	Thickness 1	Thickness 2	Thickness 3	Thickness 4
SA1	EpiA	Ni 3nm	Ni 6nm	Ni 10nm	–
SA2	EpiA	Ni 0.6nm	Ni 1nm	Ni 2nm	Ni 3nm
SB1	EpiB	Ni 1nm	–	–	–
SB2	EpiB	Ni 3nm	–	–	–
SB3	EpiB	Ni 2nm	Ni 6nm	–	–

Table 3.1: Nickel thicknesses in the fabricated chips

In table 3.1 the different Ni thicknesses deposited for each sample are summarized. In the following to discuss about a specific metal stack the name *Epitaxial structure-nickel thickness* will be used. For example EpiA-1nm will be used to refer to the contact stack with 1nm Ni thickness built on epiA.




Figure 3.7: Ohmic contact deposition

The metals deposition was performed through evaporation. For what concerns the deposition rate different recipes were used. In **SA1** all the metals were deposited with a 0.2 nm/s deposition rate. For what concerns the other samples, the deposition rate of Pt and Au was kept at 0.2 nm/s while the Ni one was changed to 0.05 nm/s to improve adhesion and uniformity of the thin film. After the metal deposition the lift-off was performed, using ultrasonic bath for a better removal of the metal layer.

Since different metal stacks were designed on a single sample, the entire step was repeated multiple times, each time exposing different ohmic patterns. In figure 3.7 the deposition of the metal for the ohmic contact is shown.

- **GATE:** as already discussed in section 2.1, modern HEMTs mainly employs T-shaped or Y-shaped gates that are known to improve frequency response [17], however in this thesis HEMTs performances are evaluated only by DC characterization techniques making the impact of the gate design not really meaningful. For this reason an I-shaped gate was considered for all the fabricated devices making the fabrication process easier.

This step is quite similar to the previous one. First a demoisturizing bake was undertaken, then samples were coated with two layers of positive resist. After the soft baking the ebeam lithography for the gate structures was performed. After the development the sample was subjected to oxygen plasma and baking. The deposition of the gate metal was performed right after the etching of the surface oxide. The gate consisted of 3 nm Pt, 20 nm Ti, 10 nm Pt and finally 150 nm Au. The deposition rate was kept at 0.2 nm/s for all the layers. After

the metal deposition the lift-off was performed. In this case the ultrasonic bath was not recommended because the tiny structures of the gate would have been damaged by the high frequency vibrations. In figure 3.8 the gate deposition is shown.




Figure 3.8: Gate deposition

- **METAL1:** the same procedure followed in the previous step was performed, in this case the deposition involved 30 nm Ti and 200 nm Au. Even in this case the ultrasonic bath could not be used during the lift-off because of the tiny gate structures that would have been affected. In figure 3.9 the deposition of the metal pads is shown.
- **ANNEALING:** in platinum-based gates annealing is a common process that allows Pt to diffuse from the first gate layer through the etch stop into the barrier layer, forming a buried gate. This is known to be beneficial for the device performances since it reduces short channel effects (SCEs) and causes a positive shift of the threshold voltage [30]. For this reason, an annealing at 270°C for approximately 20 minutes in an atomic layer deposition chamber was undertaken. Ohmic contacts can also be annealed to form alloyed contacts. However, the use of non-alloyed contacts has been shown to improve device performance [24]. Depending on the metal, the required annealing temperature for the contacts can vary significantly: it can be much higher than the gate annealing temperature or, in some cases, lower, as with nickel. Annealing the gate at 270°C inevitably affected the metal layer, leading to the formation of




Figure 3.9: Metal pads deposition

alloyed contacts. The present step was carried out only for samples made with epiA and represented their final fabrication step. A different step was instead required for epiB chips, the reasons behind this choice will be discussed in the following.

- **PASSIVATION:** epiB presents a thinner *barrier* with respect to epiA meaning that some surface traps formed in the recess area after the etching process are closer to the channel. This could influence cryo device performances [31]. Therefore the samples needed to be passivated with Al_2O_3 in atomic layer deposition chamber. The deposition was performed at $270^\circ C$, moreover this step enabled the formation of a buried gate, making unnecessary the annealing step required for epiA. The patterning of Al_2O_3 (only active area needed passivation) required a further eBL step, followed by HF etching.

3.3 Measurements

3.3.1 Measurement setup

The measurement of the fabricated TLM structures and HEMTs were held by two different measurement setups. Both these setups were provided of *Keysight Agilent B1500A* semiconductor device analyzer (SDA) with four source measurement units

(SMUs) operated by the EasyEXPERT software. The first setup shown in figure




Figure 3.10: Probe station used for RT measurements

3.10 consisted of a custom probe station designed for semi-automatic measurements at room temperature. The system was controlled by Velox software, which managed the measurement process, while the platen movement had to be operated separately using dedicated software.

For low-temperature measurements, a custom-designed probe station equipped with a cryostat was used as shown in figure 3.11. The cryostat housed a sample mounting chuck and provided access to four probe arms, along with an evacuation system and a helium transfer line. Each probe arm could be manually adjusted using precision screws, enabling fully manual probing under cryogenic conditions. A window in the cryostat, coupled with a digital camera, allowed for precise monitoring of probe positions. The helium transfer line was connected to a liquid helium dewar, enabling cooling to approximately 4 K. During experiments, the chuck temperature fluctuated between 3 K and 5.5 K; however, for simplicity, all temperatures will be referred to as 4 K unless otherwise specified. Alberto Ferraris and Eunjung Cha assisted in loading and unloading the cryostat. Due to the manual operation of the low temperature setup, only a selection of TLM structures and HEMTs could be analyzed at 4 K. Concerning recessed TLM structures, no repetition on devices with identical dimensions was performed.




Figure 3.11: a) Cryogenic probe station with helium pump, b) zoom on the chuck of the cryogenic probe station

3.3.2 Evaluation of resistive components

The measurements of the TLM structures were performed using a four-probe configuration, where each probe was connected to a Source Measurement Unit (SMU) of the Semiconductor Device Analyzer (SDA).

Two probes were used to apply a current sweep from 0 to 1 mA with 10 μ A steps and a 100 mV compliance voltage, while the remaining two probes measured the voltage across the device. From the obtained I - V curves, the total resistance was extracted by normalizing the inverse of the slope by the nominal device width (w). To achieve an accurate estimation of the parasitic resistance components, it is essential to consider the actual geometric parameters of these structures, as process variations can lead to deviations between the designed and fabricated dimensions, impacting resistance calculations. To correct for these deviations, the real geometric parameters were measured using Scanning Electron Microscopy (SEM), which highlighted differences between the fabricated and designed structures. A more detailed discussion on this topic is provided in section 4.1.

The uncertainties related to the geometric parameters (l_g , l_{ds} , l_{gs} , w) and the total resistance R_{tot} were neglected. However, multiple repetitions of each TLM

structure were fabricated, allowing for statistical analysis. For what concerns TLMS, the total resistance value for each l_{ds} was determined as the mean of different measurements, while its standard deviation was computed using:

$$\sigma_i = \sqrt{\frac{1}{n-1} \sum_{i=1}^n (R_{tot,i,j} - \overline{R_{tot,i}})^2} \quad (3.1)$$

where $\overline{R_{tot,i}}$ is the mean of the total resistance for a given l_{ds} . The division by $n-1$ in the standard deviation calculation is known as Bessel's correction, which accounts for the fact that the true population mean is unknown and only access to a finite sample is assured. The -1 in the denominator corrects for the bias, ensuring that the standard deviation is not underestimated [32].

As discussed in the previous sections, plotting the total resistance as a function of l_{ds} , it is possible to retrieve the resistance value of the contact. Weighted linear regression was exploited for the total resistance plot. It computes a straight line with slope and intercept, minimizing weighted square errors where the weights are expressed as:

$$w_i = \frac{1}{\sigma_i^2} \quad (3.2)$$

A higher standard deviation corresponds to a lower weight, reducing the influence of that point in the final regression. So:

- The intercept of the regression corresponds to twice the contact resistance ($2R_C$)
- The slope of the regression corresponds to the sheet resistance $R_{sh,ch}$

The standard deviation of the slope was computed as:

$$\sigma_{Rsh,cap} = \frac{\sigma_{residue}}{\sum w_i (l_{sd,i} - \overline{l_{sd}})^2} \quad (3.3)$$

where $\overline{l_{sd}}$ corresponds to the weighted mean :

$$\overline{l_{sd}} = \frac{\sum w_i l_{sd,i}}{\sum w_i} \quad (3.4)$$

and the residual standard deviation is calculated as:

$$\sigma_{residue} = \sqrt{\frac{\sum w_i (R_{tot,i} - \widehat{R_{tot,i}})^2}{\sum w_i - 2}} \quad (3.5)$$

where

- $\widehat{R}_{tot,i}$ is the total resistance predicted by the linear regression model.
- $\sum w_i - 2$ represents the degrees of freedom (two parameters: slope and intercept).

Similarly, the standard deviation of the intercept was given by:

$$\sigma_{intercept} = \sigma_{slope} \sqrt{\frac{\sum l_{ds,i}^2}{n}} \quad (3.6)$$

where n is the number of data points. Thus, the standard deviation of the contact resistance is:

$$\sigma_{R_C} = \frac{\sigma_{intercept}}{2}. \quad (3.7)$$

The process used to determine $R_{sh,ch}$ and R_b follows the same statistical methodology. Bessel correction and weighted linear regression were applied to plot R_{tot} as a function of the recess length (l_g) for different gate-to-source distances (l_{gs}). The sheet resistance ($R_{sh,ch}$) was obtained as the slope of the regression.

Once the slope, intercept, and their standard deviations were computed, the access resistances (the intercept points) divided by two were plotted as a function of l_{gs} . In this case, the same weighted linear regression model was used, with the standard deviation of the intercept points divided by 2 as the weighting factor. However, in this step, the Bessel correction was not applied because these points are not derived from independent measurements; rather, their uncertainties originate from the linear regression model of the previous plot.

The final intercept represents the sum $R_C + R_b$. The standard deviation follows the same principles as before:

$$\sigma_{R_b} = \sqrt{\sigma_{R_C+R_b}^2 + \sigma_{R_C}^2} \quad (3.8)$$

Regarding cryogenic measurements, on average, fewer measurements were performed compared to those at room temperature due to the complete absence of an automated setup.

3.3.3 HEMTs DC characterization and Noise Indication Factor

High electron mobility transistors (HEMTs) were measured using the same setup exploited for the TLM structures with a three-probes configuration, one connected to the gate, one to the source and one to the drain. Each probe, as in the previous case, was connected to a SMU of the SDA.

To fully analyze the behavior of the devices in different operating conditions two different curves were analyzed: the transfer curve and the output curve.

The **transfer function** is obtained by plotting the drain current (I_d) as a function of the gate-source voltage (V_{gs}) at different drain-source voltages (V_{ds}). The gate voltage V_g was swept from -0.4 V to 0.6 V with 10 mV steps while the source was grounded for fixed V_d values ($V_d = 0.1$ V to $V_d = 0.7$ V). The compliance voltage was set to 5 mV for the gate and 100 mV for the drain. The parameters recorded from the SDA were I_d , I_g and g_m . These parameters were normalized by the nominal device width w . In general, three different regions can be observed in this curve:

- **cut-off region:** for V_g values lower than the threshold voltage the channel does not conduct meaning $I_d \simeq 0$;
- **active region:** for V_g values higher than the threshold voltage the drain current I_d rapidly grows;
- **saturation region:** after a certain V_g , the current I_d saturates due to different effects such as mobility and velocity saturation.

The first parameter that can be computed with the transfer function is the threshold voltage. In the present work it was extracted exploiting the generalized Constant Current method (CC) which uses an arbitrary current criterion [33] (in the present work $I_{th} = 1$ nA/mm) to determine threshold voltage.

The **transconductance** (g_m) can be extracted from the slope of the transfer curve, indeed:

$$g_m = \frac{\delta I_d}{\delta V_{gs}} \quad (3.9)$$

It should be high enough to assure high gain [34] and good low noise performances, however not too high since it could degrade input dynamic range [35].

Another important parameter for the low noise performances of the devices is the **noise indication factor (F)**:

$$F = \frac{\sqrt{I_d}}{g_m}. \quad (3.10)$$

The minimum noise temperature is obtained approximately at F_{min} representing the optimal bias for low noise performances. Therefore an high g_m at a low I_d is desired [36].

Finally, the **subthreshold swing** can be computed, which gives important information about the switching behavior of the device:

$$SS = \frac{\delta V_{gs}}{\delta \log_{10} I_d} \quad (3.11)$$

The subthreshold slope is related to the ratio g_m/I_d indeed:

$$\frac{g_m}{I_d} = \frac{\log(10)}{SS} \quad (3.12)$$

[37]. Thus in order to have a high transconductance at low drain current a low subthreshold swing is needed.

The second function analyzed for the study of HEMTs performances was the **output function**. It is obtained by plotting the drain current (I_d) as a function of the drain-source voltage (V_{ds}) at different gate voltages (V_g). The drain voltage V_d was swept from 0 to 0.7 V with 7 mV steps while the source was grounded for fixed V_g values ($V_g = -0.3$ V to $V_g = 0.6$ V). The compliance voltage was set to 10 mV for the gate and 100 mV for the drain.

The parameters recorded from the SDA were I_g and I_d . These parameters were normalized by the nominal device width w .

In general three different regions can be observed in this curve:

- **linear region (ohmic)**: for low V_{ds} values, I_d grows in a linear way and the channel behaves like a resistance;
- **saturation region**: for higher V_{ds} the drain current I_d saturates at a constant value due to the channel pinch-off;
- **breakdown region**: at very high V_{ds} , the current I_d rapidly grows, this region is usually avoided because it can lead to the breakdown of the device.

An important parameter that can be extracted from this curve is the on-state resistance R_{on} defined as:

$$R_{on} = \frac{V_{ds}}{I_d} \quad (3.13)$$

which represents the resistance exhibited by the device in the linear region. Being a parameters that describes the resistance that the currents encounters in the channel of the device, a low R_{on} is desired. In some cases, a "kink" has been observed in the output curve, attributed to the presence of heavy dopants that introduce traps within the channel [38]. This effect is increased at cryogenic regime since the decrease of the temperature is found to enhance the surface traps [31]. This phenomenon manifests itself as a sudden increase in I_d in the saturation region, leading to undesired non-linearities in device operation.

Various measurements were conducted to analyze the performance of the HEMTs. Regarding room temperature measurements, all fabricated devices were tested, ensuring that each combination of gate length (L_g) and device width (w) included at least two measurements. Conversely, at cryogenic temperatures, only devices with a width of 10 μm were measured due to the absence of an automatic setup. Even in this case, at least two measurements for each geometric parameter combination were ensured.

Chapter 4

Results and Discussion

This section presents and discusses the results obtained throughout the study. First, the fabrication quality is evaluated through optical and electron microscopy inspections, ensuring that the technological process yielded well-defined structures. Next, the extracted electrical measurements are analyzed, providing insight into the key parameters of the devices and their statistical reproducibility. Finally, the obtained results are compared with previous studies, highlighting similarities, discrepancies, and potential advancements achieved in this work.

4.1 Fabricated devices

The fabricated structures were checked at the optical microscope to look for fabrication defects. As concerns TLM structures, no significant differences could be observed, moreover, electronic measurements exhibited consistent behavior in most of the structures. As a result, the data provided reliable statistics and ensured good reproducibility, reinforcing the credibility of the measurement results.

For a correct extraction of resistive parameters a big accuracy of the design parameters is necessary. At this purpose SEM was used. As expected some differences with respect to the design parameters were underlined; this does not represent a problem since the computation of the resistive components was performed with the corrected parameters.

In figure 4.1 a SEM image showing real device lengths can be observed. Minimal variations were observed between structures within the same sample and were therefore neglected. In figure 4.2 the corrections with respect to the nominal lengths can be observed. Columns not shown in the plots presented some issues that will be discussed later in this paragraph. EpiA-1nm was included in the plots as it was the only stack exhibiting differences compared to other stacks within the same sample. Corrections in l_{sd} are negative, indicating that the actual source-drain




Figure 4.1: SEM image of recess-TLM for design lengths of $l_g = 0.6 \mu\text{m}$ and $l_{gs} = 2 \mu\text{m}$




Figure 4.2: Corrections of geometric parameters in TLM structures

distances are smaller than expected. This is attributed to metal deposition during the eBL process. The wet etching process seemed to contribute to larger actual l_g . A combined effect of these factors influenced the corrections in l_{gs} , which defines the distance between the ohmic metal and the recess, ultimately leading to a reduction in actual l_{gs} .




Figure 4.4: SEM images of a working HEMT with $L_g = 100$ nm




Figure 4.3: SEM image of shorted recessed TLM for design lengths of $l_g = 0.6$ μm and $l_{gs} = 14$ μm

In some cases a not complete lift-off could be observed for small contact distances, such as $l_{sd} = 2$ μm for non-recessed TLM structures or $l_g = 0.6$ μm and $l_{gs} = 1$ μm for recess TLM structures as shown in figure 4.3.

For HEMTs devices, more irregularities in the fabrication process could be observed due to the significantly small structures taken into account on the order of some nanometers. In figure 4.4 SEM images of working devices can be observed. However in some devices as EpiA-1nm, SEM revealed some problems in the lift-off of the ohmic contact, probably caused by an incomplete resist development in the area between the contact pads and the gate. This caused all the structures to be shortened thus unreliable as shown in figure 4.5.




Figure 4.5: SEM images of a HEMT with non-completed gate lift-off, EpiB-1nm $L_g = 100$ nm

Furthermore devices with metal stack EpiB-6nm were revealed to be damaged too.

4.2 Measurements

4.2.1 TLM Structures

Data extracted from the TLM structures measurements were exploited to retrieve the individual resistive components of the fabricated devices. Measurements were performed for each fabricated structure. Two different epitaxial structures were used for the fabrication and in each device Ni thickness in the ohmic contact was varied. Measurements have been performed both at room temperature and at 4 K.

For what concerns room temperature computations, due to the presence of a semi-automatic measurement setup, two different structures for each metal stack were measured for both TLM structures and recessed-TLM ones.

For cryogenic regime computations instead just one structure was measured for recessed-TLMs, due to the absence of an automatic setup. In this section results from the TLM analysis of sample EpiB-1nm will be discussed.

Figure 4.6a shows RT TLM measurements, thus the total resistance R_{tot} as a function of the drain-source distance l_{sd} at room temperature. The detailed description about the computation has already been discussed in section 2.2. As expected R_{tot} increases linearly with l_{sd} , on the graph a vertical bar should represent the dispersion between resistance measurements at the same l_{sd} . The vertical bar is not really visible meaning that the measurement are highly reproducible. The coefficient of determination (R^2) close to 1 assesses the quality of the fit. The average contact resistance R_C is $31.95 \Omega \mu\text{m}$ with a standard deviation $\sigma_{R_C} =$




Figure 4.6: Resistive parameters extraction for EpiB-1nm at RT

$2.5\Omega\mu\text{m}$ while the average cap sheet resistance $R_{sh,cap}$ is 56.26Ω with $\sigma_{R_{sh,cap}} = 0.43\Omega$ and a transfer length $l_t = 1.76\mu\text{m}$.

For what concerns recessed TLM structures, R_{tot} was plotted as a function of the recess length l_g and the channel sheet resistance was computed from the slope of the weighted linear regression of the points. Looking at room temperature results, $R_{sh,ch}$ for the different gate-source distances l_{gs} resulted to be very similar, with $R_{sh,ch}$ ranging from 191.74Ω to 196.21Ω with $R^2=1$ showing an incredibly accurate linear regression. The graph in figure 4.6c shows half of the access resistances as a function of the gate-source distance l_{gd} . Here a slightly lower value of R^2 can be observed with a resulting barrier resistance of $R_b = 111.55\Omega\mu\text{m}$ and $\sigma_{R_b} = 7.3\Omega\mu\text{m}$.

Figure 4.7 shows the measurements performed at 4K. Even in this case, R_{tot} increases linearly with l_{sd} and the bar of the standard deviation is not really visible




Figure 4.7: Resistive parameters extraction for EpiB-1nm at 4K

meaning that the measurements are highly reproducible. Surprisingly, R_C does not seem to vary with the decrease of the temperature; in the following sections, this phenomenon will be discussed. The cap sheet resistance instead shows a significant decrease as expected due to the decrease of the phonon scattering at cryogenic regime [24] with values ranging between 4.21Ω and 41.94Ω . Channel sheet resistance results are even more stable, with a lower variation as a function of l_{gs} with respect to the room temperature case. However this can be due to a reduced number of measured structures at cryogenic regime. Barrier resistance shows a decrease with $R_b = 42.26 \Omega \mu\text{m}$ and $\sigma_{R_b} = 7.9 \Omega \mu\text{m}$. This can be due to an enhanced conductivity of the diffused metal within the barrier layer [5] due to the alloyed contacts as discussed in section 2.1.1.

4.2.2 HEMTs DC Characterization

In this section results from the HEMT DC analysis will be discussed taking as a reference one of the fabricated devices. In this case $L_g = 100$ nm and $w = 10$ μm from epiA with nickel thickness of 2nm will be discussed. Results will be reported for both RT and 4 K.




Figure 4.8: HEMTs DC characterization for EpiA-2nm $L_g = 100$ nm, $w = 10$ μm at RT

In figure 4.8a the drain current I_d in logarithmic scale as a function of V_{gs} is shown for different drain voltages. The device shows the typical behavior explained in section 3.3.3. Gate current I_g is very small reaching values on the order of $\mu\text{A}/\mu\text{m}$ even at high voltages. This is important for good device performance since I_g represents a source of leakage. For what concerns 4 K measurements, an overall improvement of I_g can be observed in figure 4.9a which is reduced by a factor of 10 with respect to RT results. I_d is increased instead resulting in an overall improved




Figure 4.9: HEMTs DC characterization for EpiA-2nm $L_g = 100\text{ nm}$, $w = 10\ \mu\text{m}$ at 4 K

behavior. The threshold voltage is extracted using the constant current method at $V_d = 0.1\text{ V}$ and an increase at cryogenic regime can be observed.

In figure 4.8b transconductance g_m and noise indication factor F are shown as a function of I_d . As expected an overall improvement of the performances is observed at 4 K as shown in figure 4.9b. The increased I_d at cryogenic regime over the same V_{gs} swing can explain the increase of g_m . This is then linked to a reduction of F as shown in equation 3.10. The curves that register the best g_m and F are highlighted in red.

The Subthreshold Swing is shown in figure 4.8c and 4.9c. The SS at $V_d = 0.1\text{ V}$ is extracted as a function of I_d (in logarithmic scale). As expected a significant decrease of the SS can be observed at 4 K leading to an improved switching behavior of the device due to the increased ratio g_m/I_d as shown from equation 3.12.

Finally, figures 4.8d and 4.9d show the output curves of the device both at RT and 4 K. R_{on} was extracted by taking the minimal resistance of the output curves between all the V_g values applied. A significant reduction of the R_{on} can be observed at 4 K due to a steeper slope in the linear region. This behavior was expected since a higher I_d is observed at cryogenic regime. A kink effect can be observed, attributed to traps in the channel as discussed in section 3.3.3.

4.2.3 Influence of nickel thickness and epitaxial structure

Resistive components extracted from the transfer length method and the HEMTs performances for different Ni thicknesses of the ohmic contact were compared, since EpiA-3nm was realized in two different samples showing similar results, just the structure fabricated in SA1 is considered in the following.

Looking at figure 4.10a the contact resistance in the different fabricated structures is shown at both RT and 4 K.

As concerns epiA, both the temperature regimes show a similar trend of the contact resistance: decreasing the Ni thickness the contact resistance decreases, remaining almost stable with thicknesses lower than 3 nm. At room temperature R_C ranges between $70.49 \Omega \mu\text{m}$ to $23.14 \Omega \mu\text{m}$ considering the whole range of thicknesses while it remains included between $23.1 \Omega \mu\text{m}$ and $27.8 \Omega \mu\text{m}$ for thicknesses below 3 nm. Decreasing the temperature to 4 K the contact resistance follows the same trend, however the resistance values result slightly higher with respect to the room temperature measurements probably due to the dominant thermionic emission conduction mechanism that leads to a fewer thermally excited electrons able to cross the barrier [24]. As concerns epiB instead, the contact resistance does not seem to vary much either as a function of the Ni thickness, or as a function of the temperature. The resistance ranges between $24.6 \Omega \mu\text{m}$ and $31.95 \Omega \mu\text{m}$ showing a big improvement at 4 K with respect to epiA for higher Ni thicknesses (for 6 nm Ni the contact resistance results more the halved with respect to epiA). The absence of a temperature dependence may be due to the different epitaxial structure used. The δ -doping in the cap layer may increase the doping enhancing the tunneling mechanism over the thermionic emission making the conduction less dependent on the temperature.

In figures 4.10b and 4.10c the variation of $R_{sh,cap}$ and $R_{sh,ch}$ is shown. Results do not show significant differences over the considered structures. The sheet resistances of both the cap and channel layers significantly decrease at low temperatures. This reduction is primarily due to the suppression of phonon scattering, which is the dominant factor affecting the resistivity in highly doped semiconductors [39].

In figure 4.10d the barrier resistance can be observed for all the fabricated metal stacks. As expected a decrease in the barrier resistance at cryogenic regime is shown, due to the improved electrical conductivity of the diffused Ni within the




Figure 4.10: Resistive components variation among the fabricated devices

barrier layer [5]. Observing the results, not real trend can be observed for this parameter when varying the metal stack, especially for epiA thus no significant discussions can be made with these results. This can be attributed to errors in the extraction of barrier resistance: linear dependence was considered between R_a and l_{gs} , however if $l_{t,b}$ is comparable to l_{gs} the linear model is no longer correct and a saturation of the total resistance can be observed. The usage of a linear dependence can lead to an underestimation of the extracted parameter [28].

Since the extraction of the single resistive components is not enough to evaluate the performance of the devices, a more accurate comparison can be made by evaluating the DC characterizations. That is why the transfer curves and output curves of all the fabricated devices were measured. In the following, a comparison between all the meaningful parameters extracted from all the different fabricated devices at fixed gate length and device width can be found. The analysis refers to devices with $L_g = 40$ nm and $w = 10$ μm.

In figure 4.11a the trend of the threshold voltage in all the different devices is shown. The devices are normally on and a negative gate voltage is applied to turn off or pinch-off the device. For epiB, the barrier thickness is 4 nm, thinner with respect to epiA, this means that the gate is closer to the channel and a less negative voltage is needed to turn off the device. The difference in barrier thickness




Figure 4.11: Variation of HEMTs metrics among the fabricated devices for $L_g = 40$ nm and $w = 10$ μ m

lead to the difference in V_{th} between the two epi.

Figure 4.11b shows the maximum transconductance of the considered devices. As expected, performances are worsened at RT. No significant differences can be seen for the two different epitaxial structures, however it is interesting to observe that while at RT devices fabricated with epiA show a higher g_m^{max} with respect to

epiB, for cryogenic regime this trend is reversed. Furthermore, observing the F behavior in figure 4.11c it is possible to conclude that epiB seems to offer the best cryogenic performances. Indeed surprisingly low values can be observed reaching $F_{min} = 0.16 \sqrt{Vmm/S}$. Looking at both g_m^{max} and F_{min} a slight improvement of the performance for lower Ni thicknesses can be observed.

Looking at figure 4.11d it is possible to observe the SS_{min} behavior over different fabricated devices. The overall performances are really similar to each other with a significant reduction in SS at cryogenic regime.

Finally in figure 4.11e the on-state resistance is observed. As discussed for the g_m^{max} results, even in this case better performances at room temperature are attributed to epiA while the trend is reversed at 4 K.

4.2.4 Influence of gate length on HEMTs performances

In this section, the key parameters affecting HEMT performance, extracted from DC characterization, are compared. The goal is to analyze how these parameters vary as a function of L_g while keeping the device width constant. At this purpose $w = 10 \mu m$ was chosen.

In figure 4.12a the trend of the threshold voltage as a function of the gate length is shown. A slight decrease of the threshold voltage at lower gate length is appreciable. This can be connected to short channel effects that reduce the gate control on the channel. A reduced channel length can cause high electric fields under the gate thus phenomena like band banding that can facilitate electron tunneling in the drain region decreasing V_{th} [40]. The variation of g_m^{max} is observed in figure 4.12b. As expected the transconductance shows the highest values for lower gate length due to an increased drain current density. In figure 4.12c it is possible to observe F_{min} trend, which slightly increases as a function of the gate length for epiB, this can be attributed to the inverse dependence with g_m . EpiA instead shows a stable behavior. The transconductance trend is also linked to the SS_{min} one showed in figure 4.12d, the subthreshold swing is significantly reduced at higher gate length. Finally, the R_{on} can be observed in figure 4.12e. In this case a clear trend with respect to the gate length is not observed.

At this point it is important to analyze if these trends are kept constant at cryogenic regime.

Looking at figures 4.13a, 4.13b, 4.13d and 4.13e it is possible to notice the same trend reported for RT measurements. It is important to underline that the maximum transconductance values reported have been extracted from the curve $V_d = 0.5 V$ and not for the maximum V_d supplied. This is due to the fact that for EpiB-3nm at high V_d , a sudden increase of the drain current was observed which caused peaks in the g_m plot. This phenomenon can be attributed to electron-hole pair generation due to impact ionization, to which high indium-content devices




Figure 4.12: Dependence of HEMTs metrics on gate length for $w = 10 \mu\text{m}$ at RT

are highly subjected for high V_d [41]. Since the comparison just makes sense for the same drain voltage, all the maximum values of the transconductance were extracted from $V_d = 0.5 \text{ V}$ curves. The only parameter that shows a different trend at 4K with respect to RT measurement is F_{min} as shown in figure 4.13c. This




Figure 4.13: Dependence of HEMTs metrics on gate length for $w = 10 \mu\text{m}$ at 4 K

can be due to the reduction of scattering events so an enhanced probability of quasi-ballistic transport for short channel devices at low temperature which makes $\sqrt{I_d}$ grow faster than g_m with a resulting decrease of the noise indication factor at higher gate lengths.

4.2.5 Influence of device width on HEMTs performances




Figure 4.14: Dependence of HEMTs metrics on device width for $L_g = 40$ nm at RT

In this section, the dependence of HEMT performance on the device width is

analyzed. In figures 4.14a, 4.14b, 4.14c, 4.14d and 4.14e the trends for a fixed gate length of 100 nm can be observed. The parameters analyzed were normalized by the device width, so there should theoretically be no direct dependence on the width. However, this is not the case, probably because the normalization was based on the design width, while the actual measured width was not considered. To better understand the width dependence of these parameters, further research is needed, such as analyzing the resistive parasitic component as the width varies. This could be considered the foundation for future studies.

4.2.6 Comparison with previous works

In this section the best results recorded in the present work are compared with cryogenic InGaAs HEMTs with cryo-optimized ohmic contacts by Cha et al. (2023)[5] and optimized indium channel contents by Cha et al.(2024) [6] investigated in IBM which represent the to-date record for cryo-optimized contacts.

	$R_C(\Omega \mu\text{m})$
IBM 2023	30.6
IBM 2024	33
<i>EpiB-1nm</i>	30.9
<i>EpiB-2nm</i>	26.5

Table 4.1: Contact resistance comparison with to-date records at 4 K

	$R_{on}(\Omega \mu\text{m})$
IBM 2023	290
IBM 2024	198
<i>EpiB-1nm</i>	215
<i>EpiB-2nm</i>	213

Table 4.2: On-resistance comparison with to-date records at 4 K

Results shown in table 4.1 reveal a record cryogenic contact resistance for 2 nm Ni thickness. As concerns HEMTs, on-state resistance was considered since it well summarizes the DC performances of the devices. Results shown in table 4.2 refer to gate length $L_g = 130$ nm with the exception of [6] (2024) whose gate length considered is $L_g = 170$ nm. The present work shows a smaller on-state resistance with respect to cryo-optimized contacts (2023), with really close performances to to-date record results.

Chapter 5

Conclusion and outlook

This work investigated the impact of nickel thickness variation in ohmic contacts on the cryogenic performance of InGaAs HEMTs. The goal was to analyze how different Ni thicknesses influence parasitic resistances and overall device performance at both RT and 4K. To achieve this, TLM structures and HEMTs were designed, fabricated, and characterized, a statistical evaluation of the results was carried out. Five different samples and ten different stacks were fabricated.

The findings revealed that Ni thickness has a significant impact on the contact resistance at cryogenic temperatures. Two different metal stacks were identified as optimal for achieving low-resistance ohmic contacts, minimizing parasitic contributions, and enhancing the DC characteristics of the fabricated devices. The study also confirmed that standard contact designs optimized for room temperature operation do not necessarily yield the best performance under cryogenic conditions.

These results contribute to a deeper understanding of metal-semiconductor interactions at cryogenic temperatures and provide valuable insights for the development of low-noise cryogenic HEMTs. Future research should focus on further refining ohmic contact designs, exploring more accurate models for the analysis of the barrier resistance in TLM structures. Addressing these open questions could lead to significant advancements in quantum computing.

Bibliography

- [1] Eunjung Cha, Niklas Wadefalk, Giuseppe Moschetti, Arsalan Pourkabirian, Jörgen Stenarson, and Jan Grahn. «InP HEMTs for Sub-mW Cryogenic Low-Noise Amplifiers». In: *IEEE Electron Device Letters* 41.7 (2020), pp. 1005–1008. DOI: 10.1109/LED.2020.3000071 (cit. on pp. 1, 3).
- [2] Adolf Prof Dr Goetzberger and R. M. Scarlett. «RESEARCH AND INVESTIGATION OF INVERSE EPITAXIAL UHF POWER TRANSISTORS». In: 1964. URL: <https://api.semanticscholar.org/CorpusID:107554256> (cit. on pp. 1, 8).
- [3] H. H. Berger. «Contact Resistance and Contact Resistivity». In: *Journal of The Electrochemical Society* 119.4 (Apr. 1972), p. 507. DOI: 10.1149/1.2404240. URL: <https://dx.doi.org/10.1149/1.2404240> (cit. on pp. 1, 11).
- [4] Yin Zeng, Jörgen Stenarson, Peter Sobis, Niklas Wadefalk, and Jan Grahn. «Sub-mW Cryogenic InP HEMT LNA for Qubit Readout». In: *IEEE Transactions on Microwave Theory and Techniques* 72.3 (2024), pp. 1606–1617. DOI: 10.1109/TMTT.2023.3312471 (cit. on p. 1).
- [5] E. Cha, A. Ferraris, P. Mueller, H.-C. Han, D. Caimi, M. Sousa, C. Enz, and C. B. Zota. «Cryogenic InGaAs HEMTs with Reduced On-Resistance using Strained Ohmic Contacts». In: *2023 International Electron Devices Meeting (IEDM)*. 2023, pp. 1–4. DOI: 10.1109/IEDM45741.2023.10413869 (cit. on pp. 1, 8, 34, 38, 44).
- [6] E. Cha, A. Ferraris, D. Caimi, H.-C. Han, A. Olziersky, M. Sousa, E. Charbon, and C. B. Zota. «Cryogenic InGaAs HEMTs with Record-Low On-Resistance Using Optimized Channel Structure». In: *2024 IEEE International Electron Devices Meeting (IEDM)*. 2024, pp. 1–4. DOI: 10.1109/IEDM50854.2024.10873434 (cit. on pp. 1, 44).
- [7] Richard P Feynman. «Simulating physics with computers». In: *International Journal of Theoretical Physics* 21.6 (June 1982), pp. 467–488 (cit. on p. 2).

- [8] Diederik Aerts and Massimiliano Sassoli de Bianchi. «The Extended Bloch Representation of Quantum Mechanics. Explaining Superposition, Interference and Entanglement». In: *Journal of Mathematical Physics* 57 (Apr. 2015). DOI: 10.1063/1.4973356 (cit. on p. 2).
- [9] Arnout Beckers, Armin Tajalli, and Jean-Michel Sallese. «A Review on Quantum Computing: Qubits, Cryogenic Electronics and Cryogenic MOSFET Physics». In: (Aug. 2019). DOI: 10.48550/arXiv.1908.02656 (cit. on p. 3).
- [10] Rami Ezzouch. «Gate reflectometry as readout and spectroscopy tool for silicon spin qubits». PhD thesis. Université Grenoble Alpes [2020-....], 2021 (cit. on p. 3).
- [11] Yongcheng He, Jianshe Liu, Zhao Changhao, Rutian Huang, Genting Dai, and Wei Chen. «Control System of Superconducting Quantum Computers». In: *Journal of Superconductivity and Novel Magnetism* 35 (Jan. 2022). DOI: 10.1007/s10948-021-06104-5 (cit. on p. 3).
- [12] Zechen Guo et al. *A C-Band Cryogenic GaAs MMIC Low-Noise Amplifier for Quantum Applications*. 2024. arXiv: 2412.19477 [quant-ph]. URL: <https://arxiv.org/abs/2412.19477> (cit. on p. 3).
- [13] J. Grahn, E. Cha, A. Pourkabirian, J. Stenarson, and N. Wadefalk. «III-V HEMTs for Cryogenic Low Noise Amplifiers». In: *2020 IEEE International Electron Devices Meeting (IEDM)*. 2020, pp. 25.6.1–25.6.4. DOI: 10.1109/IEDM13553.2020.9372031 (cit. on pp. 3, 4).
- [14] D.A. Neamen. «HIGH ELECTRON MOBILITY TRANSISTOR». In: *Semiconductor Physics and Devices: Basic Principles*. McGraw-Hill international edition. McGraw-Hill, 2012. Chap. 13, pp. 606–617. ISBN: 9780071089029. URL: <https://books.google.it/books?id=7P9tzgAACAAJ> (cit. on p. 5).
- [15] Eunjung Cha. «InP high electron mobility transistors for cryogenic low-noise and low-power amplifiers». PhD thesis. Chalmers Tekniska Hogskola (Sweden), 2020 (cit. on pp. 6–8).
- [16] Takatomo Enoki, Hiroshi Ito, and Yasunobu Ishii. «Reliability study on InAlAs/InGaAs HEMTs with an InP recess-etch stopper and refractory gate metal». In: *Solid-State Electronics* 41.10 (1997). Proceedings of the Topical Workshop on Heterostructure of Microelectronics, pp. 1651–1656. ISSN: 0038-1101. DOI: [https://doi.org/10.1016/S0038-1101\(97\)00119-6](https://doi.org/10.1016/S0038-1101(97)00119-6). URL: <https://www.sciencedirect.com/science/article/pii/S0038110197001196> (cit. on p. 7).

- [17] Mingsai Zhu, Yuying Xie, Jinhai Shao, and Yifang Chen. «Nanofabrications of T shape gates for high electron mobility transistors in microwaves and THz waves, a review». In: *Micro and Nano Engineering* 13 (2021), p. 100091. ISSN: 2590-0072. DOI: <https://doi.org/10.1016/j.mne.2021.100091>. URL: <https://www.sciencedirect.com/science/article/pii/S2590007221000125> (cit. on pp. 7, 20).
- [18] M.W. Pospieszalski. «Extremely low-noise amplification with cryogenic FETs and HFETs: 1970-2004». In: *IEEE Microwave Magazine* 6.3 (2005), pp. 62–75. DOI: 10.1109/MMW.2005.1511915 (cit. on pp. 7, 8).
- [19] M.W. Pospieszalski. «Modeling of noise parameters of MESFETs and MOD-FETs and their frequency and temperature dependence». In: *IEEE Transactions on Microwave Theory and Techniques* 37.9 (1989), pp. 1340–1350. DOI: 10.1109/22.32217 (cit. on p. 7).
- [20] Hatsuaki Fukui. «Design of Microwave GaAs MESFET's for Broad-Band Low-Noise Amplifiers». In: *IEEE Transactions on Microwave Theory and Techniques* 27 (1979), pp. 643–650. URL: <https://api.semanticscholar.org/CorpusID:15110599> (cit. on p. 7).
- [21] H. Fukui. «Optimal noise figure of microwave GaAs MESFET's». In: *IEEE Transactions on Electron Devices* 26.7 (1979), pp. 1032–1037. DOI: 10.1109/T-ED.1979.19541 (cit. on p. 7).
- [22] T. Takahashi, M. Sato, K. Makiyama, T. Hirose, and N. Hara. «InAlAs/InGaAs HEMTs with Minimum Noise Figure of 1.0 dB AT 94 GHz». In: *2007 IEEE 19th International Conference on Indium Phosphide & Related Materials*. 2007, pp. 55–58. DOI: 10.1109/ICIPRM.2007.381121 (cit. on p. 8).
- [23] F.A. Padovani and R. Stratton. «Field and thermionic-field emission in Schottky barriers». In: *Solid-State Electronics* 9.7 (1966), pp. 695–707. ISSN: 0038-1101. DOI: [https://doi.org/10.1016/0038-1101\(66\)90097-9](https://doi.org/10.1016/0038-1101(66)90097-9). URL: <https://www.sciencedirect.com/science/article/pii/0038110166900979> (cit. on p. 8).
- [24] Andreas R. Alt and C. R. Bolognesi. «Temperature Dependence of Annealed and Nonannealed HEMT Ohmic Contacts Between 5 and 350 K». In: *IEEE Transactions on Electron Devices* 60.2 (2013), pp. 787–792. DOI: 10.1109/TED.2012.2234751 (cit. on pp. 8, 21, 34, 37).
- [25] Seung-Won Yun et al. «In_xGa_{1-x}As quantum-well high-electron-mobility transistors with a record combination of f_T and f_{max} : From the mobility relevant to ballistic transport regimes». In: *2021 IEEE International Electron Devices Meeting (IEDM)*. 2021, pp. 11.3.1–11.3.4. DOI: 10.1109/IEDM19574.2021.9720667 (cit. on p. 8).

- [26] Dieter K. Schroder. «Contact Resistance and Schottky Barriers». In: *Semiconductor Material and Device Characterization*. John Wiley & Sons, Ltd, 2005. Chap. 3, pp. 127–184. ISBN: 9780471749097. DOI: <https://doi.org/10.1002/0471749095.ch3>. eprint: <https://onlinelibrary.wiley.com/doi/pdf/10.1002/0471749095.ch3>. URL: <https://onlinelibrary.wiley.com/doi/abs/10.1002/0471749095.ch3> (cit. on pp. 8, 9).
- [27] Ji-Hoon Yoo, In-Geun Lee, Takuya Tsutsumi, Hiroki Sugiyama, Hideaki Matsuzaki, Jae-Hak Lee, and Dae-Hyun Kim. «Analytical and Physical Investigation on Source Resistance in In x Ga 1- x As Quantum-Well High-Electron-Mobility Transistors». In: *Micromachines* 14.2 (2023), p. 439 (cit. on p. 11).
- [28] In-Geun Lee, Dae-Hong Ko, Seung-Won Yun, Jun-Gyu Kim, Hyeon-Bhin Jo, Dae-Hyun Kim, Takuya Tsutsumi, Hiroki Sugiyama, and Hideaki Matsuzaki. «Theoretical and experimental analysis of the source resistance components in In_{0.7}Ga_{0.3}As quantum-well high-electron-mobility transistors». In: *Journal of the Korean Physical Society* 78 (Feb. 2021). DOI: 10.1007/s40042-021-00096-0 (cit. on pp. 11, 38).
- [29] M.D. Feuer. «Two-layer model for source resistance in selectively doped heterojunction transistors». In: *IEEE Transactions on Electron Devices* 32.1 (1985), pp. 7–11. DOI: 10.1109/T-ED.1985.21901 (cit. on p. 11).
- [30] J. Ajayan, D. Nirmal, Ribu Mathew, Dheena Kurian, P. Mohankumar, L. Arivazhagan, and D. Ajitha. «A critical review of design and fabrication challenges in InP HEMTs for future terahertz frequency applications». In: *Materials Science in Semiconductor Processing* 128 (2021), p. 105753. ISSN: 1369-8001. DOI: <https://doi.org/10.1016/j.mssp.2021.105753>. URL: <https://www.sciencedirect.com/science/article/pii/S1369800121000949> (cit. on p. 21).
- [31] J. Ajayan, D. Nirmal, Ribu Mathew, Dheena Kurian, P. Mohankumar, L. Arivazhagan, and D. Ajitha. «Review of Power Electronics Components at Cryogenic Temperatures». In: *IEEE Trans Power Electron* 35 (2020), pp. 5144–5156. DOI: 10.1109/tpel.2019.2944781 (cit. on pp. 22, 28).
- [32] N.M. Radziwill. *Statistics (The Easier Way) with R: An Informal Text on Applied Statistics*. Lapis Lucera, 2015. ISBN: 9780692339428. URL: <https://books.google.it/books?id=QALGrQEACAAJ> (cit. on p. 25).
- [33] Matthias Bucher, Nikolaos Makris, and Loukas Chevas. «Generalized Constant Current Method for Determining MOSFET Threshold Voltage». In: *IEEE Transactions on Electron Devices* 67.11 (2020), pp. 4559–4562. DOI: 10.1109/TED.2020.3019019 (cit. on p. 27).

- [34] Chung-Hsu Chen et al. «The causes of GaN HEMT bell-shaped transconductance degradation». In: *Solid-State Electronics* 126 (2016), pp. 115–124. ISSN: 0038-1101. DOI: <https://doi.org/10.1016/j.sse.2016.09.005>. URL: <https://www.sciencedirect.com/science/article/pii/S0038110116301356> (cit. on p. 27).
- [35] Tim Das Freescale. «Practical Considerations for Low Noise Amplifier Design-White Paper». In: 2013. URL: <https://api.semanticscholar.org/CorpusID:2605931> (cit. on p. 27).
- [36] Eunjung Cha, Niklas Wadefalk, Giuseppe Moschetti, Arsalan Pourkabirian, Jörgen Stenarson, Junjie Li, Dae-Hyun Kim, and Jan Grahn. «Optimization of Channel Structures in InP HEMT Technology for Cryogenic Low-Noise and Low-Power Operation». In: *IEEE Transactions on Electron Devices* 70.5 (2023), pp. 2431–2436. DOI: 10.1109/TED.2023.3255160 (cit. on p. 27).
- [37] Amit Ranjan Trivedi, Sergio Carlo, and Saibal Mukhopadhyay. «Exploring Tunnel-FET for ultra low power analog applications: A case study on operational transconductance amplifier». In: *2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC)*. 2013, pp. 1–6. DOI: 10.1145/2463209.2488868 (cit. on p. 28).
- [38] Abdelaali Fargi, Sami Ghedira, and Adel Kalboussi. «Kink Effect in Field Effect Transistors: Different Models and Techniques». In: *Nanodevices for Integrated Circuit Design* (2023), pp. 43–60 (cit. on p. 28).
- [39] Bonny Dongre, Jesús Carrete, Shihao Wen, Jinlong Ma, Wu Li, Natalio Mingo, and Georg KH Madsen. «Combined treatment of phonon scattering by electrons and point defects explains the thermal conductivity reduction in highly-doped Si». In: *Journal of Materials Chemistry A* 8.3 (2020), pp. 1273–1278 (cit. on p. 37).
- [40] Chenkai Deng et al. «Suppression of Short-Channel Effects in AlGaIn/GaN HEMTs Using SiNx Stress-Engineered Technique». In: *Nanomaterials* 14.22 (2024). ISSN: 2079-4991. DOI: 10.3390/nano14221817. URL: <https://www.mdpi.com/2079-4991/14/22/1817> (cit. on p. 40).
- [41] Chia-Yuan Chang, Heng-Tung Hsu, Edward Yi Chang, Chien-I Kuo, Suman Datta, Marko Radosavljevic, Yasuyuki Miyamoto, and Guo-Wei Huang. «Investigation of Impact Ionization in InAs-Channel HEMT for High-Speed and Low-Power Applications». In: *IEEE Electron Device Letters* 28.10 (2007), pp. 856–858. DOI: 10.1109/LED.2007.906083 (cit. on p. 41).

Appendix A

Appendix

A.1 TLM measurements

In this section TLM measurements for all the fabricated structures at both RT and 4K are shown.

A.2 HEMTs DC characterization

In this section HEMTs DC characterization for $L_g = 40$ nm and $w = 10$ μ m are shown at both RT and 4K.




Figure A.1: TLM, sample SA1, *EpiA-3nm*, RT (left), 4 K (right)




Figure A.2: TLM, sample SA1, *EpiA-6nm*, RT (left), 4 K (right)




Figure A.3: TLM, sample SA1, *EpiA-10nm*, RT (left), 4 K (right)




Figure A.4: TLM, sample SA2, *EpiA-0.6nm*, RT (left), 4 K (right)




Figure A.5: TLM, sample SA2, *EpiA-1nm*, RT (left), 4 K (right)




Figure A.6: TLM, sample SA2, *EpiA-2nm*, RT (left), 4 K (right)




Figure A.7: TLM, sample SA2, *EpiA-3nm*, RT (left), 4 K (right)




Figure A.8: TLM, sample *SB1*, *EpiB-1nm*, RT (left), 4 K (right)




Figure A.9: TLM, sample *SB2*, *EpiB-3nm*, RT (left), 4 K (right)




Figure A.10: TLM, sample *SB3*, *EpiB-2nm*, RT (left), 4 K (right)




Figure A.11: TLM, sample *SB3*, *EpiB-6nm*, RT (left), 4 K (right)




Figure A.12: HEMT DC: sample *SA2*, *EpiB-0.6nm*, for $L_g = 10$ nm and $w = 10$ μm at RT (left) and 4K (right)




Figure A.13: HEMT DC: sample *SA2*, *EpiB-2nm*, for $L_g = 10$ nm and $w = 10$ μm at RT (left) and 4 K (right)




Figure A.14: HEMT DC: sample SB1, EpiB-1nm, for $L_g = 10$ nm and $w = 10$ μm at RT (left) and 4 K (right)




Figure A.15: HEMT DC: sample *SB3*, *EpiB-2nm*, for $L_g = 10$ nm and $w = 10$ μm at RT (left) and 4 K (right)




Figure A.16: HEMT DC: sample *SB2*, *EpiB-3nm*, for $L_g = 10$ nm and $w = 10$ μm at RT (left) and 4 K (right)