m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/simulation/modelsim
Eaddr_manager
Z1 w1730654601
Z2 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z3 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z4 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z5 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z6 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 13
R0
Z7 8C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator/ADDR_Manager.vhd
Z8 FC:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator/ADDR_Manager.vhd
l0
L6 1
V3;>[NVdmEAO@hdQWF1e;N1
!s100 Q]P<IEVG;DK[9hGVf96BJ1
Z9 OV;C;2020.1;71
31
Z10 !s110 1740593353
!i10b 1
Z11 !s108 1740593353.000000
Z12 !s90 -reportprogress|300|-93|-work|work|C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator/ADDR_Manager.vhd|
Z13 !s107 C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator/ADDR_Manager.vhd|
!i113 1
Z14 o-93 -work work
Z15 tExplicit 1 CvgOpt 0
Abehaviour
R2
R3
R4
R5
R6
Z16 DEx4 work 12 addr_manager 0 22 3;>[NVdmEAO@hdQWF1e;N1
!i122 13
l21
L16 23
VV<>Z<[=g4Sl;aGD`;?[8a0
!s100 6`RIm:gBL?^DZg?U=ME]b3
R9
31
R10
!i10b 1
R11
R12
R13
!i113 1
R14
R15
Eclock_generator
Z17 w1730218389
R4
R5
R6
!i122 12
R0
Z18 8C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator/Clock_Generator.vhd
Z19 FC:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator/Clock_Generator.vhd
l0
L5 1
V[h549Lk?F[lLb6hOH_bgH2
!s100 Me;>WPUjXKLQGiSbfNLeD2
R9
31
R10
!i10b 1
R11
Z20 !s90 -reportprogress|300|-93|-work|work|C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator/Clock_Generator.vhd|
Z21 !s107 C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator/Clock_Generator.vhd|
!i113 1
R14
R15
Abehaviour
R4
R5
R6
Z22 DEx4 work 15 clock_generator 0 22 [h549Lk?F[lLb6hOH_bgH2
!i122 12
l24
L16 69
V@IOn]3mURa4f^[b5l<S710
!s100 TfJLdC^M9FP^b<6d404J33
R9
31
R10
!i10b 1
R11
R20
R21
!i113 1
R14
R15
Ecounter8_32
Z23 w1718972420
R4
R5
R6
!i122 3
R0
Z24 8C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/Counter8_32.vhd
Z25 FC:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/Counter8_32.vhd
l0
L5 1
VNc]MeV1Z7YgCMhc8P5VgV1
!s100 h]AagaHdffNz`IL_zjD5T3
R9
31
Z26 !s110 1740593351
!i10b 1
Z27 !s108 1740593351.000000
Z28 !s90 -reportprogress|300|-93|-work|work|C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/Counter8_32.vhd|
Z29 !s107 C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/Counter8_32.vhd|
!i113 1
R14
R15
Abehavior
R4
R5
R6
Z30 DEx4 work 11 counter8_32 0 22 Nc]MeV1Z7YgCMhc8P5VgV1
!i122 3
l19
L15 27
Vg2fg=[W18QEchlnI3ETJg2
!s100 9GfXE=?o]JGIh_ij8hGI01
R9
31
R26
!i10b 1
R27
R28
R29
!i113 1
R14
R15
Ecu_pattern_generator
Z31 w1733681245
R4
R5
R6
!i122 11
R0
Z32 8C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator/CU_Pattern_Generator.vhd
Z33 FC:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator/CU_Pattern_Generator.vhd
l0
L5 1
VV58`j5PMnoCSz]Mo2edl>2
!s100 @afPPmP?IR4CDMTL>SRj82
R9
31
R10
!i10b 1
Z34 !s108 1740593352.000000
Z35 !s90 -reportprogress|300|-93|-work|work|C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator/CU_Pattern_Generator.vhd|
Z36 !s107 C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator/CU_Pattern_Generator.vhd|
!i113 1
R14
R15
Astructure
R4
R5
R6
Z37 DEx4 work 20 cu_pattern_generator 0 22 V58`j5PMnoCSz]Mo2edl>2
!i122 11
l63
L50 1209
Vh[9JZCo>=Dz5[J]nn>8Ka2
!s100 0mE_03T:]2M`kU4fbIK_D1
R9
31
R10
!i10b 1
R34
R35
R36
!i113 1
R14
R15
Edp_pattern_generator
Z38 w1733585798
R4
R5
R6
!i122 16
R0
Z39 8C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator/DP_Pattern_Generator.vhd
Z40 FC:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator/DP_Pattern_Generator.vhd
l0
L5 1
V8FlVOm9fD<1aEM1lhSNc71
!s100 93jgc;[4[;z?m]F<mA^U@1
R9
31
Z41 !s110 1740593354
!i10b 1
R11
Z42 !s90 -reportprogress|300|-93|-work|work|C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator/DP_Pattern_Generator.vhd|
Z43 !s107 C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator/DP_Pattern_Generator.vhd|
!i113 1
R14
R15
Astructure
Z44 DEx4 work 6 memory 0 22 9Z;dNkR]f?Vl<KMOFQ0A@3
Z45 DEx4 work 11 mux_16_to_1 0 22 NWSLfAdSB5RUQ[8XhG6Yz0
R16
Z46 DEx4 work 17 mux_2_to_1_vector 0 22 1PH`JZgXh141[mcI1ZoK_0
Z47 DEx4 work 15 loop_management 0 22 VeRDn`jzUYJCVlUh7^AEN0
Z48 DEx4 work 7 trigger 0 22 BOY;Ho`jV1TXjUIg1Kn0`0
Z49 DEx4 work 10 mux_2_to_1 0 22 CELn@oQgUahA40medcfJT0
R22
R3
R2
Z50 DEx4 work 9 pipo32bit 0 22 1bMbo>ocTzW53W[4A0L9b3
R4
R5
R6
Z51 DEx4 work 20 dp_pattern_generator 0 22 8FlVOm9fD<1aEM1lhSNc71
!i122 16
l82
L55 223
VF<>zj=K@D`4EO2<1EGV^30
!s100 1?nEd4SYUCfhkL7gJFFa12
R9
31
R41
!i10b 1
R11
R42
R43
!i113 1
R14
R15
Edp_slave_spi_to_avalon
Z52 w1721323488
R5
R6
!i122 17
R0
Z53 8C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/DP_Slave_SPI_to_Avalon.vhd
Z54 FC:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/DP_Slave_SPI_to_Avalon.vhd
l0
L5 1
VEDE[<b6nW9Mz3i01bSgPE2
!s100 l9IAijoflf1[?lD19iYiS3
R9
31
R41
!i10b 1
Z55 !s108 1740593354.000000
Z56 !s90 -reportprogress|300|-93|-work|work|C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/DP_Slave_SPI_to_Avalon.vhd|
Z57 !s107 C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/DP_Slave_SPI_to_Avalon.vhd|
!i113 1
R14
R15
Aarch
Z58 DEx4 work 13 edge_detector 0 22 iP1;bPkaAO:6PECgY5Cin0
R4
R30
Z59 DEx4 work 4 piso 0 22 XYLOWGPf^QIh1C6HlV<=R2
Z60 DEx4 work 4 sipo 0 22 Q]b0;m6@GnGU?DnFOjO<42
R5
R6
Z61 DEx4 work 22 dp_slave_spi_to_avalon 0 22 EDE[<b6nW9Mz3i01bSgPE2
!i122 17
l40
L36 73
VQe4@^R@7cUblB4<O7iliQ3
!s100 4mJD]A0^:^f;VzWTzN0=U2
R9
31
R41
!i10b 1
R55
R56
R57
!i113 1
R14
R15
Eedge_detector
Z62 w1721215945
R5
R6
!i122 15
R0
Z63 8C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/edge_detector.vhd
Z64 FC:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/edge_detector.vhd
l0
L4 1
ViP1;bPkaAO:6PECgY5Cin0
!s100 ?hGZA[4:_m433Mc_3?7mK0
R9
31
R10
!i10b 1
R11
Z65 !s90 -reportprogress|300|-93|-work|work|C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/edge_detector.vhd|
Z66 !s107 C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/edge_detector.vhd|
!i113 1
R14
R15
Aedgedetector_rtl
R60
R5
R6
R58
!i122 15
l21
L17 20
VRR9FIfmGY2KKkQ9X7@CJ`2
!s100 ;4ze;4Y2[OXSi9B<?_[F_1
R9
31
R10
!i10b 1
R11
R65
R66
!i113 1
R14
R15
Efsm_slave_spi_to_avalon
Z67 w1721390833
R4
R5
R6
!i122 2
R0
Z68 8C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/FSM_Slave_SPI_to_Avalon.vhd
Z69 FC:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/FSM_Slave_SPI_to_Avalon.vhd
l0
L4 1
V;<92S=mCER64Fz7ieBhah0
!s100 X4GRCgbJ?QPW^?ZV;=jAO3
R9
31
R26
!i10b 1
R27
Z70 !s90 -reportprogress|300|-93|-work|work|C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/FSM_Slave_SPI_to_Avalon.vhd|
Z71 !s107 C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/FSM_Slave_SPI_to_Avalon.vhd|
!i113 1
R14
R15
Astructure
R4
R5
R6
Z72 DEx4 work 23 fsm_slave_spi_to_avalon 0 22 ;<92S=mCER64Fz7ieBhah0
!i122 2
l45
L35 501
VmcXE:@WY:kDe@?W2FfnbV3
!s100 AfH8UMUAzmK@G6XWmEQ`I3
R9
31
R26
!i10b 1
R27
R70
R71
!i113 1
R14
R15
Eloop_management
Z73 w1730218532
R4
R5
R6
!i122 10
R0
Z74 8C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator/Loop_Management.vhd
Z75 FC:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator/Loop_Management.vhd
l0
L5 1
VVeRDn`jzUYJCVlUh7^AEN0
!s100 UDA4R=MI<=o`bZ`El4n1R2
R9
31
Z76 !s110 1740593352
!i10b 1
R34
Z77 !s90 -reportprogress|300|-93|-work|work|C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator/Loop_Management.vhd|
Z78 !s107 C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator/Loop_Management.vhd|
!i113 1
R14
R15
Abehaviour
R4
R5
R6
R47
!i122 10
l20
L15 31
V=TBno_G5J=TWH4>Th]POi0
!s100 cM01cMbcECVV2Yz5]Fc]]0
R9
31
R76
!i10b 1
R34
R77
R78
!i113 1
R14
R15
Ememory
Z79 w1730653353
R4
R5
R6
!i122 9
R0
Z80 8C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator/memory.vhd
Z81 FC:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator/memory.vhd
l0
L5 1
V9Z;dNkR]f?Vl<KMOFQ0A@3
!s100 1A^3X2LU?[B5_FT6V4Q6o2
R9
31
R76
!i10b 1
R34
Z82 !s90 -reportprogress|300|-93|-work|work|C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator/memory.vhd|
Z83 !s107 C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator/memory.vhd|
!i113 1
R14
R15
Abeh
R4
R5
R6
R44
!i122 9
l280
L16 280
VRTOPPc:e28Bbk4mUUn0:`3
!s100 `:7DO]P2b01Rago[69X;c2
R9
31
R76
!i10b 1
R34
R82
R83
!i113 1
R14
R15
Emux_16_to_1
Z84 w1730202663
R5
R6
!i122 6
R0
Z85 8C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator/mux_16_to_1.vhd
Z86 FC:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator/mux_16_to_1.vhd
l0
L4 1
VNWSLfAdSB5RUQ[8XhG6Yz0
!s100 C3>ado[PJh3>Y3bM2hGH;0
R9
31
R76
!i10b 1
R27
Z87 !s90 -reportprogress|300|-93|-work|work|C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator/mux_16_to_1.vhd|
Z88 !s107 C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator/mux_16_to_1.vhd|
!i113 1
R14
R15
Abehavioral
R5
R6
R45
!i122 6
l28
L27 39
VU[VeamCoDbQ9B[B[DE?oD3
!s100 cG;39o?DViF2W=mPjBl=N1
R9
31
R76
!i10b 1
R27
R87
R88
!i113 1
R14
R15
Emux_2_to_1
Z89 w1722190049
R5
R6
!i122 8
R0
Z90 8C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator/mux_2_to_1.vhd
Z91 FC:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator/mux_2_to_1.vhd
l0
L4 1
VCELn@oQgUahA40medcfJT0
!s100 Xaj;jDmOcmhLJKX4fRa0F2
R9
31
R76
!i10b 1
R34
Z92 !s90 -reportprogress|300|-93|-work|work|C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator/mux_2_to_1.vhd|
Z93 !s107 C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator/mux_2_to_1.vhd|
!i113 1
R14
R15
Abehavioral
R5
R6
R49
!i122 8
l14
Z94 L13 11
VGCBWUV0BzOcHXS7WiAb3@3
!s100 hcMl6CbXOD;j_NYDL5cHF0
R9
31
R76
!i10b 1
R34
R92
R93
!i113 1
R14
R15
Emux_2_to_1_vector
Z95 w1730221680
R5
R6
!i122 7
R0
Z96 8C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator/mux_2_to_1_vector.vhd
Z97 FC:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator/mux_2_to_1_vector.vhd
l0
L4 1
V1PH`JZgXh141[mcI1ZoK_0
!s100 eMccj4;SMZIXUREJgZIZ10
R9
31
R76
!i10b 1
R34
Z98 !s90 -reportprogress|300|-93|-work|work|C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator/mux_2_to_1_vector.vhd|
Z99 !s107 C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator/mux_2_to_1_vector.vhd|
!i113 1
R14
R15
Abehavioral
R5
R6
R46
!i122 7
l14
R94
V74fm<SfR7FVdnh5mjJY?j1
!s100 ]8NUnTl8hagaOn5adfgdi2
R9
31
R76
!i10b 1
R34
R98
R99
!i113 1
R14
R15
Epattern_generator
Z100 w1733681223
R5
R6
!i122 18
R0
Z101 8C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator/Pattern_Generator.vhd
Z102 FC:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator/Pattern_Generator.vhd
l0
L4 1
VmhobK3DOhi_Sj:[;lK07j0
!s100 7;L=Qn9^mgU?5G<ZAiTG_3
R9
31
R41
!i10b 1
R55
Z103 !s90 -reportprogress|300|-93|-work|work|C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator/Pattern_Generator.vhd|
Z104 !s107 C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator/Pattern_Generator.vhd|
!i113 1
R14
R15
Astructure
R51
R4
R37
R5
R6
Z105 DEx4 work 17 pattern_generator 0 22 mhobK3DOhi_Sj:[;lK07j0
!i122 18
l65
L32 124
VlmibK[bAOjNKIf=@13HJS2
!s100 FJXZg86g]iP[52VHj1c<43
R9
31
R41
!i10b 1
R55
R103
R104
!i113 1
R14
R15
Epattern_generator_system
Z106 w1733681162
R4
R5
R6
!i122 20
R0
Z107 8C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator_System.vhd
Z108 FC:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator_System.vhd
l0
L5 1
V]NYWzfBQc9a[JBEZ08^2C2
!s100 gRKj0<4Zn:<c8zm`f42zF1
R9
31
Z109 !s110 1740593355
!i10b 1
R55
Z110 !s90 -reportprogress|300|-93|-work|work|C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator_System.vhd|
Z111 !s107 C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator_System.vhd|
!i113 1
R14
R15
Astructure
Z112 DEx4 work 20 spi_avalon_component 0 22 i3[e`4lNdY?MeC5z=TMVS3
R105
R4
R5
R6
DEx4 work 24 pattern_generator_system 0 22 ]NYWzfBQc9a[JBEZ08^2C2
!i122 20
l32
L24 55
VhX_2b2^5L_iHR349mWDO62
!s100 fK_PPImXoG265GC]THQ=E3
R9
31
R109
!i10b 1
R55
R110
R111
!i113 1
R14
R15
Epipo32bit
Z113 w1729077954
R3
R2
R5
R6
!i122 5
R0
Z114 8C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator/PIPO32bit.vhd
Z115 FC:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator/PIPO32bit.vhd
l0
L6 1
V1bMbo>ocTzW53W[4A0L9b3
!s100 1n<63X7<0zW_E7^55zXil3
R9
31
R26
!i10b 1
R27
Z116 !s90 -reportprogress|300|-93|-work|work|C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator/PIPO32bit.vhd|
Z117 !s107 C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator/PIPO32bit.vhd|
!i113 1
R14
R15
Abehavioral
R3
R2
R5
R6
R50
!i122 5
l20
L16 21
Vd?AUofP;UGK4]2adT>Te70
!s100 L7hVoUW>R;P886cTiH5;02
R9
31
R26
!i10b 1
R27
R116
R117
!i113 1
R14
R15
Episo
Z118 w1718972419
R5
R6
!i122 1
R0
Z119 8C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/PISO.vhd
Z120 FC:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/PISO.vhd
l0
L4 1
VXYLOWGPf^QIh1C6HlV<=R2
!s100 ZMK>n<3h4;Qka;N=6k5Z<3
R9
31
Z121 !s110 1740593350
!i10b 1
Z122 !s108 1740593350.000000
Z123 !s90 -reportprogress|300|-93|-work|work|C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/PISO.vhd|
Z124 !s107 C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/PISO.vhd|
!i113 1
R14
R15
Abehavior
R5
R6
R59
!i122 1
l17
L16 29
VJjACzI`bKa@KCI91fN0WB0
!s100 gNSB^7I9?RjRKA>X@LP4n2
R9
31
R121
!i10b 1
R122
R123
R124
!i113 1
R14
R15
Esipo
Z125 w1721154104
R5
R6
!i122 0
R0
Z126 8C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/SIPO.vhd
Z127 FC:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/SIPO.vhd
l0
L5 1
VQ]b0;m6@GnGU?DnFOjO<42
!s100 ]ERPGoQNPX?;NmDSQkVXk3
R9
31
R121
!i10b 1
R122
Z128 !s90 -reportprogress|300|-93|-work|work|C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/SIPO.vhd|
Z129 !s107 C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/SIPO.vhd|
!i113 1
R14
R15
Abehaviour
R5
R6
R60
!i122 0
l19
L15 84
VI3ASC1T8UO?CY_NW54O8^1
!s100 a4GEQ92M0?N;SCNi:kD@E2
R9
31
R121
!i10b 1
R122
R128
R129
!i113 1
R14
R15
Espi_avalon_component
Z130 w1721323383
R4
R5
R6
!i122 19
R0
Z131 8C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/SPI_Avalon_Component.vhd
Z132 FC:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/SPI_Avalon_Component.vhd
l0
L15 1
Vi3[e`4lNdY?MeC5z=TMVS3
!s100 oORV:R]E<YdGT`F=z5L?R2
R9
31
R41
!i10b 1
R55
Z133 !s90 -reportprogress|300|-93|-work|work|C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/SPI_Avalon_Component.vhd|
Z134 !s107 C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/SPI_Avalon_Component.vhd|
!i113 1
R14
R15
Artl
R72
R61
R4
R5
R6
R112
!i122 19
l54
L33 85
VIAjHSCdBFK:PoA?:61=<:1
!s100 @JI8VS2=<`O7S>Q0EO]6X2
R9
31
R41
!i10b 1
R55
R133
R134
!i113 1
R14
R15
Etrigger
Z135 w1728990591
R5
R6
!i122 4
R0
Z136 8C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator/Trigger.vhd
Z137 FC:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator/Trigger.vhd
l0
L4 1
VBOY;Ho`jV1TXjUIg1Kn0`0
!s100 YKj]3TXamMELzkCRzd@9i1
R9
31
R26
!i10b 1
R27
Z138 !s90 -reportprogress|300|-93|-work|work|C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator/Trigger.vhd|
Z139 !s107 C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/vhdl_files/Pattern_Generator/Trigger.vhd|
!i113 1
R14
R15
Abehaviour
R5
R6
R48
!i122 4
l16
L15 19
ViTce0=gdT1EaJO6>NK0?c1
!s100 fkBb?j>b4RY^hF7giIQZP1
R9
31
R26
!i10b 1
R27
R138
R139
!i113 1
R14
R15
Euser
Z140 w1733745764
Z141 DPx9 altera_mf 20 altera_mf_components 0 22 HVLmIbRl@QhXfWVOmhK<j1
Z142 DPx3 lpm 14 lpm_components 0 22 jlWe>e^2@cAI7EQaRX2E;1
R4
R5
R6
!i122 14
R0
Z143 8C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/fpga-user.vhd
Z144 FC:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/fpga-user.vhd
l0
L9 1
VWf<QCh`HecWI3nn:fD==o2
!s100 `FAOGm1TCW;d^[U`NPmKD1
R9
31
R10
!i10b 1
R11
Z145 !s90 -reportprogress|300|-93|-work|work|C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/fpga-user.vhd|
Z146 !s107 C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/fpga-user.vhd|
!i113 1
R14
R15
Abehavioural
R141
R142
R4
R5
R6
DEx4 work 4 user 0 22 Wf<QCh`HecWI3nn:fD==o2
!i122 14
l77
L31 110
VU1QP]aTdW;oML^6il328f2
!s100 I`9cGd2B`Z`S:?SY[jG2b0
R9
31
R10
!i10b 1
R11
R145
R146
!i113 1
R14
R15
Euser_vhd_tst
Z147 w1733683062
R5
R6
!i122 21
R0
Z148 8C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/simulation/modelsim/user.vht
Z149 FC:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/simulation/modelsim/user.vht
l0
L31 1
V5n[ZeFc0HDU=Y_KEfPL^K1
!s100 h;@oza5UHfE_=:BCOmZ5T2
R9
31
R109
!i10b 1
Z150 !s108 1740593355.000000
Z151 !s90 -reportprogress|300|-93|-work|work|C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/simulation/modelsim/user.vht|
!s107 C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/simulation/modelsim/user.vht|
!i113 1
R14
R15
Auser_arch
R5
R6
DEx4 work 12 user_vhd_tst 0 22 5n[ZeFc0HDU=Y_KEfPL^K1
!i122 21
l65
L33 1024
VRDILRZeb=g;kNdCZ5X`?b0
!s100 I;lE?f[Ibb`BcamiF?Uo:1
R9
31
R109
!i10b 1
R150
R151
Z152 !s107 C:/Users/Gianfranco Sarcia/Desktop/Pattern_Generator_IP_User/fpga-user/simulation/modelsim/user.vht|
!i113 1
R14
R15
