m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/simulation/modelsim
Eaddr_manager
Z1 w1732813281
Z2 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z3 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z4 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z5 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z6 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 11
R0
Z7 8C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/ADDR_Manager.vhd
Z8 FC:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/ADDR_Manager.vhd
l0
L6 1
V3;>[NVdmEAO@hdQWF1e;N1
!s100 Q]P<IEVG;DK[9hGVf96BJ1
Z9 OV;C;2020.1;71
31
Z10 !s110 1740677853
!i10b 1
Z11 !s108 1740677853.000000
Z12 !s90 -reportprogress|300|-93|-work|work|C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/ADDR_Manager.vhd|
Z13 !s107 C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/ADDR_Manager.vhd|
!i113 1
Z14 o-93 -work work
Z15 tExplicit 1 CvgOpt 0
Abehaviour
R2
R3
R4
R5
R6
Z16 DEx4 work 12 addr_manager 0 22 3;>[NVdmEAO@hdQWF1e;N1
!i122 11
l18
L16 18
V7FaCk[H;AmDdYOXb5Eecd3
!s100 9QAV97R7nS?j6cND3UU4@3
R9
31
R10
!i10b 1
R11
R12
R13
!i113 1
R14
R15
Eclock_generator
Z17 w1730218389
R4
R5
R6
!i122 10
R0
Z18 8C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/Clock_Generator.vhd
Z19 FC:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/Clock_Generator.vhd
l0
L5 1
V[h549Lk?F[lLb6hOH_bgH2
!s100 Me;>WPUjXKLQGiSbfNLeD2
R9
31
R10
!i10b 1
R11
Z20 !s90 -reportprogress|300|-93|-work|work|C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/Clock_Generator.vhd|
Z21 !s107 C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/Clock_Generator.vhd|
!i113 1
R14
R15
Abehaviour
R4
R5
R6
Z22 DEx4 work 15 clock_generator 0 22 [h549Lk?F[lLb6hOH_bgH2
!i122 10
l24
L16 69
V@IOn]3mURa4f^[b5l<S710
!s100 TfJLdC^M9FP^b<6d404J33
R9
31
R10
!i10b 1
R11
R20
R21
!i113 1
R14
R15
Ecounter8_32
Z23 w1718972420
R4
R5
R6
!i122 15
R0
Z24 8C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/Counter8_32.vhd
Z25 FC:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/Counter8_32.vhd
l0
L5 1
VNc]MeV1Z7YgCMhc8P5VgV1
!s100 h]AagaHdffNz`IL_zjD5T3
R9
31
Z26 !s110 1740677854
!i10b 1
Z27 !s108 1740677854.000000
Z28 !s90 -reportprogress|300|-93|-work|work|C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/Counter8_32.vhd|
Z29 !s107 C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/Counter8_32.vhd|
!i113 1
R14
R15
Abehavior
R4
R5
R6
Z30 DEx4 work 11 counter8_32 0 22 Nc]MeV1Z7YgCMhc8P5VgV1
!i122 15
l19
L15 27
Vg2fg=[W18QEchlnI3ETJg2
!s100 9GfXE=?o]JGIh_ij8hGI01
R9
31
R26
!i10b 1
R27
R28
R29
!i113 1
R14
R15
Ecu_glitch_detector
Z31 w1732548661
R4
R5
R6
!i122 9
R0
Z32 8C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/CU_Glitch_Detector.vhd
Z33 FC:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/CU_Glitch_Detector.vhd
l0
L5 1
V^Y:U]o@2AWU7G^Cef@42@1
!s100 1@5Amh^ai9E]EGNa2HD3N1
R9
31
R10
!i10b 1
R11
Z34 !s90 -reportprogress|300|-93|-work|work|C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/CU_Glitch_Detector.vhd|
Z35 !s107 C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/CU_Glitch_Detector.vhd|
!i113 1
R14
R15
Astructure
R4
R5
R6
Z36 DEx4 work 18 cu_glitch_detector 0 22 ^Y:U]o@2AWU7G^Cef@42@1
!i122 9
l22
L15 85
VTV7VPcX4j>@Yoz9[<BL0B1
!s100 ;]6kUD2AzhF`_zAY<hT_R1
R9
31
R10
!i10b 1
R11
R34
R35
!i113 1
R14
R15
Ecu_logic_analyzer
Z37 w1733494670
R4
R5
R6
!i122 8
R0
Z38 8C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/CU_Logic_Analyzer.vhd
Z39 FC:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/CU_Logic_Analyzer.vhd
l0
L1565 1
V2<M10]S:84XO52R?L0PS`2
!s100 Fcc:XJh0LlCkaW6VdSPcQ2
R9
31
R10
!i10b 1
Z40 !s108 1740677852.000000
Z41 !s90 -reportprogress|300|-93|-work|work|C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/CU_Logic_Analyzer.vhd|
Z42 !s107 C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/CU_Logic_Analyzer.vhd|
!i113 1
R14
R15
Astructure
R4
R5
R6
Z43 DEx4 work 17 cu_logic_analyzer 0 22 2<M10]S:84XO52R?L0PS`2
!i122 8
l1621
L1607 1342
VBj@3:iEWR1bd@2j9IMCjf3
!s100 Gd?aRW<=WeVi@Y9ch0lKz3
R9
31
R10
!i10b 1
R40
R41
R42
!i113 1
R14
R15
Edp_glitch_detector
Z44 w1732471527
R2
R3
R4
R5
R6
!i122 7
R0
Z45 8C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/DP_Glitch_Detector.vhd
Z46 FC:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/DP_Glitch_Detector.vhd
l0
L6 1
Vdf@LAm<K1j55YL961mG1k3
!s100 gnLN0:Q2Zki<3G5jQB];X3
R9
31
Z47 !s110 1740677852
!i10b 1
R40
Z48 !s90 -reportprogress|300|-93|-work|work|C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/DP_Glitch_Detector.vhd|
Z49 !s107 C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/DP_Glitch_Detector.vhd|
!i113 1
R14
R15
Abehaviour
R2
R3
R4
R5
R6
Z50 DEx4 work 18 dp_glitch_detector 0 22 df@LAm<K1j55YL961mG1k3
!i122 7
l18
L14 18
VG@H;I==Zi9fhb6A6^nj;>3
!s100 m:CDffX<e9o2[SHWI?I9V0
R9
31
R47
!i10b 1
R40
R48
R49
!i113 1
R14
R15
Edp_logic_analyzer
Z51 w1733249039
R5
R6
!i122 21
R0
Z52 8C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/DP_Logic_Analyzer.vhd
Z53 FC:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/DP_Logic_Analyzer.vhd
l0
L4 1
VmnW5TJZB^bEdO8l22gd:D3
!s100 8ile4Qd79?kH?eLJIXAb:2
R9
31
R26
!i10b 1
R27
Z54 !s90 -reportprogress|300|-93|-work|work|C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/DP_Logic_Analyzer.vhd|
Z55 !s107 C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/DP_Logic_Analyzer.vhd|
!i113 1
R14
R15
Astructure
Z56 DEx4 work 15 loop_management 0 22 ]T3LUFnSnLQjVWc`m[1>]3
Z57 DEx4 work 7 trigger 0 22 BOY;Ho`jV1TXjUIg1Kn0`0
Z58 DEx4 work 11 mux_16_to_1 0 22 NWSLfAdSB5RUQ[8XhG6Yz0
Z59 DEx4 work 6 memory 0 22 9Z;dNkR]f?Vl<KMOFQ0A@3
Z60 DEx4 work 21 glitch_detector_32bit 0 22 zAH=2nFe@A:PF[<hC;BLn1
R16
Z61 DEx4 work 17 mux_2_to_1_vector 0 22 1PH`JZgXh141[mcI1ZoK_0
Z62 DEx4 work 10 mux_2_to_1 0 22 CELn@oQgUahA40medcfJT0
R4
R22
R3
R2
Z63 DEx4 work 9 pipo32bit 0 22 1bMbo>ocTzW53W[4A0L9b3
R5
R6
Z64 DEx4 work 17 dp_logic_analyzer 0 22 mnW5TJZB^bEdO8l22gd:D3
!i122 21
l67
L47 196
V6ddGGM_k8@UPl8T1^C;?90
!s100 m2l=Nj9;e]WzQ?4:hNG>P3
R9
31
Z65 !s110 1740677855
!i10b 1
R27
R54
R55
!i113 1
R14
R15
Edp_slave_spi_to_avalon
Z66 w1721323488
R5
R6
!i122 20
R0
Z67 8C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/DP_Slave_SPI_to_Avalon.vhd
Z68 FC:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/DP_Slave_SPI_to_Avalon.vhd
l0
L5 1
VEDE[<b6nW9Mz3i01bSgPE2
!s100 l9IAijoflf1[?lD19iYiS3
R9
31
R26
!i10b 1
R27
Z69 !s90 -reportprogress|300|-93|-work|work|C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/DP_Slave_SPI_to_Avalon.vhd|
Z70 !s107 C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/DP_Slave_SPI_to_Avalon.vhd|
!i113 1
R14
R15
Aarch
Z71 DEx4 work 13 edge_detector 0 22 iP1;bPkaAO:6PECgY5Cin0
R4
R30
Z72 DEx4 work 4 piso 0 22 XYLOWGPf^QIh1C6HlV<=R2
Z73 DEx4 work 4 sipo 0 22 Q]b0;m6@GnGU?DnFOjO<42
R5
R6
Z74 DEx4 work 22 dp_slave_spi_to_avalon 0 22 EDE[<b6nW9Mz3i01bSgPE2
!i122 20
l40
L36 73
VQe4@^R@7cUblB4<O7iliQ3
!s100 4mJD]A0^:^f;VzWTzN0=U2
R9
31
R26
!i10b 1
R27
R69
R70
!i113 1
R14
R15
Eedge_detector
Z75 w1721215945
R5
R6
!i122 18
R0
Z76 8C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/edge_detector.vhd
Z77 FC:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/edge_detector.vhd
l0
L4 1
ViP1;bPkaAO:6PECgY5Cin0
!s100 ?hGZA[4:_m433Mc_3?7mK0
R9
31
R26
!i10b 1
R27
Z78 !s90 -reportprogress|300|-93|-work|work|C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/edge_detector.vhd|
Z79 !s107 C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/edge_detector.vhd|
!i113 1
R14
R15
Aedgedetector_rtl
R73
R5
R6
R71
!i122 18
l21
L17 20
VRR9FIfmGY2KKkQ9X7@CJ`2
!s100 ;4ze;4Y2[OXSi9B<?_[F_1
R9
31
R26
!i10b 1
R27
R78
R79
!i113 1
R14
R15
Efsm_slave_spi_to_avalon
Z80 w1721390833
R4
R5
R6
!i122 14
R0
Z81 8C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/FSM_Slave_SPI_to_Avalon.vhd
Z82 FC:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/FSM_Slave_SPI_to_Avalon.vhd
l0
L4 1
V;<92S=mCER64Fz7ieBhah0
!s100 X4GRCgbJ?QPW^?ZV;=jAO3
R9
31
R10
!i10b 1
R11
Z83 !s90 -reportprogress|300|-93|-work|work|C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/FSM_Slave_SPI_to_Avalon.vhd|
Z84 !s107 C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/FSM_Slave_SPI_to_Avalon.vhd|
!i113 1
R14
R15
Astructure
R4
R5
R6
Z85 DEx4 work 23 fsm_slave_spi_to_avalon 0 22 ;<92S=mCER64Fz7ieBhah0
!i122 14
l45
L35 501
VmcXE:@WY:kDe@?W2FfnbV3
!s100 AfH8UMUAzmK@G6XWmEQ`I3
R9
31
R10
!i10b 1
R11
R83
R84
!i113 1
R14
R15
Eglitch_detector
Z86 w1732478874
R2
R3
R4
R5
R6
!i122 17
R0
Z87 8C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/Glitch_Detector.vhd
Z88 FC:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/Glitch_Detector.vhd
l0
L6 1
VCCe^9IgQ=HAg=a][<>5cd1
!s100 6I7KBJZYO[`7H_]b01Sz81
R9
31
R26
!i10b 1
R27
Z89 !s90 -reportprogress|300|-93|-work|work|C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/Glitch_Detector.vhd|
Z90 !s107 C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/Glitch_Detector.vhd|
!i113 1
R14
R15
Abehaviour
R36
R50
R2
R3
R4
R5
R6
Z91 DEx4 work 15 glitch_detector 0 22 CCe^9IgQ=HAg=a][<>5cd1
!i122 17
l20
L16 20
VmRJMaOhOniJ`@5h2:NgfH0
!s100 B5]eFO^aYmd]1N]2XibHW0
R9
31
R26
!i10b 1
R27
R89
R90
!i113 1
R14
R15
Eglitch_detector_32bit
Z92 w1732534289
R2
R3
R4
R5
R6
!i122 19
R0
Z93 8C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/Glitch_Detector_32Bit.vhd
Z94 FC:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/Glitch_Detector_32Bit.vhd
l0
L6 1
VzAH=2nFe@A:PF[<hC;BLn1
!s100 @A4X6_6akgl:PC@BOCR^T3
R9
31
R26
!i10b 1
R27
Z95 !s90 -reportprogress|300|-93|-work|work|C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/Glitch_Detector_32Bit.vhd|
Z96 !s107 C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/Glitch_Detector_32Bit.vhd|
!i113 1
R14
R15
Astructure
R91
R2
R3
R4
R5
R6
R60
!i122 19
l16
L15 260
VNjQKX4;PbG0OzC2oHHz@n3
!s100 Z:UbHj]Q2;0Q18PAnieA?1
R9
31
R26
!i10b 1
R27
R95
R96
!i113 1
R14
R15
Elogic_analyzer
Z97 w1733494645
R5
R6
!i122 23
R0
Z98 8C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/Logic_Analyzer.vhd
Z99 FC:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/Logic_Analyzer.vhd
l0
L4 1
VHKACFPS5;7YB;6C:B7GNB2
!s100 2CLW@8JcgM74OD__O8O[61
R9
31
R65
!i10b 1
Z100 !s108 1740677855.000000
Z101 !s90 -reportprogress|300|-93|-work|work|C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/Logic_Analyzer.vhd|
Z102 !s107 C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/Logic_Analyzer.vhd|
!i113 1
R14
R15
Astructure
R4
R43
R64
R5
R6
Z103 DEx4 work 14 logic_analyzer 0 22 HKACFPS5;7YB;6C:B7GNB2
!i122 23
l55
L27 110
VWIBSKUiVJB6:f22P[TfWF3
!s100 3HT`IHTH=4VkFI_dH069a3
R9
31
R65
!i10b 1
R100
R101
R102
!i113 1
R14
R15
Elogic_analyzer_system
R97
R4
R5
R6
!i122 24
R0
Z104 8C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer_System.vhd
Z105 FC:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer_System.vhd
l0
L5 1
VA7nKiclaHQPiTnfb]9A2a3
!s100 A6CV`cjHkIzN`X=@L38>;1
R9
31
R65
!i10b 1
R100
Z106 !s90 -reportprogress|300|-93|-work|work|C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer_System.vhd|
Z107 !s107 C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer_System.vhd|
!i113 1
R14
R15
Astructure
Z108 DEx4 work 20 spi_avalon_component 0 22 i3[e`4lNdY?MeC5z=TMVS3
R103
R4
R5
R6
DEx4 work 21 logic_analyzer_system 0 22 A7nKiclaHQPiTnfb]9A2a3
!i122 24
l29
L21 51
VSll0K`O9<SbF]GIlN00U62
!s100 8Goa3AiPQ?SIakU4O6jDU0
R9
31
R65
!i10b 1
R100
R106
R107
!i113 1
R14
R15
Eloop_management
Z109 w1733168516
R4
R5
R6
!i122 6
R0
Z110 8C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/Loop_Management.vhd
Z111 FC:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/Loop_Management.vhd
l0
L5 1
V]T3LUFnSnLQjVWc`m[1>]3
!s100 f`cG;_MLM><`6FWLUH^8n1
R9
31
R47
!i10b 1
R40
Z112 !s90 -reportprogress|300|-93|-work|work|C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/Loop_Management.vhd|
Z113 !s107 C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/Loop_Management.vhd|
!i113 1
R14
R15
Abehaviour
R4
R5
R6
R56
!i122 6
l22
L17 44
VYk<ALF=m5ii:U[9QB?Gk73
!s100 kbVDzTHlj1Da]a`[HmUFB1
R9
31
R47
!i10b 1
R40
R112
R113
!i113 1
R14
R15
Ememory
Z114 w1731598314
R4
R5
R6
!i122 5
R0
Z115 8C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/memory.vhd
Z116 FC:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/memory.vhd
l0
L5 1
V9Z;dNkR]f?Vl<KMOFQ0A@3
!s100 1A^3X2LU?[B5_FT6V4Q6o2
R9
31
R47
!i10b 1
R40
Z117 !s90 -reportprogress|300|-93|-work|work|C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/memory.vhd|
Z118 !s107 C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/memory.vhd|
!i113 1
R14
R15
Abeh
R4
R5
R6
R59
!i122 5
l279
L16 279
VkRbRF4g[efbGeaeK[cMg]0
!s100 X:2ZcP18jzVDO<a@:he;U0
R9
31
R47
!i10b 1
R40
R117
R118
!i113 1
R14
R15
Emux_16_to_1
Z119 w1730202663
R5
R6
!i122 2
R0
Z120 8C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/mux_16_to_1.vhd
Z121 FC:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/mux_16_to_1.vhd
l0
L4 1
VNWSLfAdSB5RUQ[8XhG6Yz0
!s100 C3>ado[PJh3>Y3bM2hGH;0
R9
31
R47
!i10b 1
R40
Z122 !s90 -reportprogress|300|-93|-work|work|C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/mux_16_to_1.vhd|
Z123 !s107 C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/mux_16_to_1.vhd|
!i113 1
R14
R15
Abehavioral
R5
R6
R58
!i122 2
l28
L27 39
VU[VeamCoDbQ9B[B[DE?oD3
!s100 cG;39o?DViF2W=mPjBl=N1
R9
31
R47
!i10b 1
R40
R122
R123
!i113 1
R14
R15
Emux_2_to_1
Z124 w1722190049
R5
R6
!i122 4
R0
Z125 8C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/mux_2_to_1.vhd
Z126 FC:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/mux_2_to_1.vhd
l0
L4 1
VCELn@oQgUahA40medcfJT0
!s100 Xaj;jDmOcmhLJKX4fRa0F2
R9
31
R47
!i10b 1
R40
Z127 !s90 -reportprogress|300|-93|-work|work|C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/mux_2_to_1.vhd|
Z128 !s107 C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/mux_2_to_1.vhd|
!i113 1
R14
R15
Abehavioral
R5
R6
R62
!i122 4
l14
Z129 L13 11
VGCBWUV0BzOcHXS7WiAb3@3
!s100 hcMl6CbXOD;j_NYDL5cHF0
R9
31
R47
!i10b 1
R40
R127
R128
!i113 1
R14
R15
Emux_2_to_1_vector
Z130 w1730221680
R5
R6
!i122 3
R0
Z131 8C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/mux_2_to_1_vector.vhd
Z132 FC:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/mux_2_to_1_vector.vhd
l0
L4 1
V1PH`JZgXh141[mcI1ZoK_0
!s100 eMccj4;SMZIXUREJgZIZ10
R9
31
R47
!i10b 1
R40
Z133 !s90 -reportprogress|300|-93|-work|work|C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/mux_2_to_1_vector.vhd|
Z134 !s107 C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/mux_2_to_1_vector.vhd|
!i113 1
R14
R15
Abehavioral
R5
R6
R61
!i122 3
l14
R129
V74fm<SfR7FVdnh5mjJY?j1
!s100 ]8NUnTl8hagaOn5adfgdi2
R9
31
R47
!i10b 1
R40
R133
R134
!i113 1
R14
R15
Epipo32bit
Z135 w1729077954
R3
R2
R5
R6
!i122 1
R0
Z136 8C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/PIPO32bit.vhd
Z137 FC:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/PIPO32bit.vhd
l0
L6 1
V1bMbo>ocTzW53W[4A0L9b3
!s100 1n<63X7<0zW_E7^55zXil3
R9
31
R47
!i10b 1
R40
Z138 !s90 -reportprogress|300|-93|-work|work|C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/PIPO32bit.vhd|
Z139 !s107 C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/PIPO32bit.vhd|
!i113 1
R14
R15
Abehavioral
R3
R2
R5
R6
R63
!i122 1
l20
L16 21
Vd?AUofP;UGK4]2adT>Te70
!s100 L7hVoUW>R;P886cTiH5;02
R9
31
R47
!i10b 1
R40
R138
R139
!i113 1
R14
R15
Episo
Z140 w1718972419
R5
R6
!i122 13
R0
Z141 8C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/PISO.vhd
Z142 FC:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/PISO.vhd
l0
L4 1
VXYLOWGPf^QIh1C6HlV<=R2
!s100 ZMK>n<3h4;Qka;N=6k5Z<3
R9
31
R10
!i10b 1
R11
Z143 !s90 -reportprogress|300|-93|-work|work|C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/PISO.vhd|
Z144 !s107 C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/PISO.vhd|
!i113 1
R14
R15
Abehavior
R5
R6
R72
!i122 13
l17
L16 29
VJjACzI`bKa@KCI91fN0WB0
!s100 gNSB^7I9?RjRKA>X@LP4n2
R9
31
R10
!i10b 1
R11
R143
R144
!i113 1
R14
R15
Esipo
Z145 w1721154104
R5
R6
!i122 12
R0
Z146 8C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/SIPO.vhd
Z147 FC:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/SIPO.vhd
l0
L5 1
VQ]b0;m6@GnGU?DnFOjO<42
!s100 ]ERPGoQNPX?;NmDSQkVXk3
R9
31
R10
!i10b 1
R11
Z148 !s90 -reportprogress|300|-93|-work|work|C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/SIPO.vhd|
Z149 !s107 C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/SIPO.vhd|
!i113 1
R14
R15
Abehaviour
R5
R6
R73
!i122 12
l19
L15 84
VI3ASC1T8UO?CY_NW54O8^1
!s100 a4GEQ92M0?N;SCNi:kD@E2
R9
31
R10
!i10b 1
R11
R148
R149
!i113 1
R14
R15
Espi_avalon_component
Z150 w1721323383
R4
R5
R6
!i122 22
R0
Z151 8C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/SPI_Avalon_Component.vhd
Z152 FC:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/SPI_Avalon_Component.vhd
l0
L15 1
Vi3[e`4lNdY?MeC5z=TMVS3
!s100 oORV:R]E<YdGT`F=z5L?R2
R9
31
R65
!i10b 1
R100
Z153 !s90 -reportprogress|300|-93|-work|work|C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/SPI_Avalon_Component.vhd|
Z154 !s107 C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/SPI_to_Avalon/SPI_Avalon_Component.vhd|
!i113 1
R14
R15
Artl
R85
R74
R4
R5
R6
R108
!i122 22
l54
L33 85
VIAjHSCdBFK:PoA?:61=<:1
!s100 @JI8VS2=<`O7S>Q0EO]6X2
R9
31
R65
!i10b 1
R100
R153
R154
!i113 1
R14
R15
Etrigger
Z155 w1728990591
R5
R6
!i122 0
R0
Z156 8C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/Trigger.vhd
Z157 FC:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/Trigger.vhd
l0
L4 1
VBOY;Ho`jV1TXjUIg1Kn0`0
!s100 YKj]3TXamMELzkCRzd@9i1
R9
31
Z158 !s110 1740677851
!i10b 1
Z159 !s108 1740677851.000000
Z160 !s90 -reportprogress|300|-93|-work|work|C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/Trigger.vhd|
Z161 !s107 C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/vhdl_files/Logic_Analyzer/Trigger.vhd|
!i113 1
R14
R15
Abehaviour
R5
R6
R57
!i122 0
l16
L15 19
ViTce0=gdT1EaJO6>NK0?c1
!s100 fkBb?j>b4RY^hF7giIQZP1
R9
31
R158
!i10b 1
R159
R160
R161
!i113 1
R14
R15
Euser
Z162 w1734203075
Z163 DPx9 altera_mf 20 altera_mf_components 0 22 HVLmIbRl@QhXfWVOmhK<j1
Z164 DPx3 lpm 14 lpm_components 0 22 jlWe>e^2@cAI7EQaRX2E;1
R4
R5
R6
!i122 16
R0
Z165 8C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/fpga-user.vhd
Z166 FC:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/fpga-user.vhd
l0
L9 1
VWf<QCh`HecWI3nn:fD==o2
!s100 `FAOGm1TCW;d^[U`NPmKD1
R9
31
R26
!i10b 1
R27
Z167 !s90 -reportprogress|300|-93|-work|work|C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/fpga-user.vhd|
Z168 !s107 C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/fpga-user.vhd|
!i113 1
R14
R15
Abehavioural
R163
R164
R4
R5
R6
DEx4 work 4 user 0 22 Wf<QCh`HecWI3nn:fD==o2
!i122 16
l74
L31 101
V3XKcCaa<RBBogRAMbB;oY2
!s100 h`fmQVI6aH^5h;@NL4Z1>1
R9
31
R26
!i10b 1
R27
R167
R168
!i113 1
R14
R15
Euser_vhd_tst
Z169 w1733493933
R5
R6
!i122 25
R0
Z170 8C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/simulation/modelsim/user.vht
Z171 FC:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/simulation/modelsim/user.vht
l0
L31 1
V5n[ZeFc0HDU=Y_KEfPL^K1
!s100 h;@oza5UHfE_=:BCOmZ5T2
R9
31
R65
!i10b 1
R100
Z172 !s90 -reportprogress|300|-93|-work|work|C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/simulation/modelsim/user.vht|
!s107 C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/simulation/modelsim/user.vht|
!i113 1
R14
R15
Auser_arch
R5
R6
DEx4 work 12 user_vhd_tst 0 22 5n[ZeFc0HDU=Y_KEfPL^K1
!i122 25
l60
L33 746
V<ZcEL>bmPKE_=T:4jdA]`2
!s100 SWgWSXbnUm`:>J^7CM^^?0
R9
31
R65
!i10b 1
R100
R172
Z173 !s107 C:/Users/Gianfranco Sarcia/Desktop/Logic_Analyzer_IP_User/fpga-user/simulation/modelsim/user.vht|
!i113 1
R14
R15
