<span id="page-0-0"></span>



# Politecnico di Torino

Micro and Nanotechnologies for Integrated Systems (MNIS) A.y. 2023/2024 October 2024

# Ferroelectric Thin Films Characterization for Vertical Transistor Integration Toward Future In-Memory Computing

Candidate Pezzato Niccolò

Company supervisors | Guilhem LARRIEU Kostantinos MOUSTAKAS Sylvain Pelloquin University supervisor | Gianluca PICCININI

#### Abstract

With the imposition of the Artificial Intelligence as the main trend and its conflict with the sustainability goals that our world must satisfy, a new paradigm of hardware must be created to satisfy the huge request in computation that this tool requires. Such a solution can be the socalled "in-memory computing", which is meant to merge the memory component with the computational one. It is possible to do so by using Ferroelectricity of thin films (10 nm), recently discovered in Hafnium oxide  $(HfO<sub>2</sub>)$ . They can be used as the gate of a transistor, obtaining a Ferroelectric Field Effect Transistor (FeFET). This Master's thesis focuses on their electrical characterization, concerning HZO (Hf and Zr oxides) thin films, evaluating several configurations of planar capacitors, MIM and MIS (Metal-Insulator-Metal and -Semiconductor), using different fabrication methods, searching for those which give the best parameters, as the Charge per unit area and the Endurance.

# Contents



# <span id="page-3-0"></span>1 Introduction

### <span id="page-3-1"></span>1.1 The host intitution

The Laboratory for Analysis and Architecture of Systems [\(LAAS](https://www.laas.fr/en/)  $\mathcal{O}$ ) is a CNRS research unit linked with the Institute for Engineering and Systems Sciences (INS2I) and the Institute of Information Sciences and their interactions (INSIS). Located in Toulouse, it is also associated with the University of Toulouse. More than 500 people carry out researches in automatics, computer science, robotics and micro/nano-systems. They are devided in twenty-six teams, spread among six scientific departments, working on topics as optics, energy management, autonomous systems, networks, embedded systems, micro- and nano-systems, biological systems, etc., with various fields of applications. The team that welcomed me is the MPN (Materials, Processes and Nanodevices), especially the members of the NNE (Neuro- and Nano-Electronics) subgroup, included in the MNBT department (Micro Nano Bio Technologies). In particular, the following experiments were done collaborating with the Nanoelectronics team.

<span id="page-3-3"></span>

Figure 2: Main LAAS-CNRS departments.

## <span id="page-3-2"></span>1.2 The project

Our daily life depends on electronics since many years now, especially from the rise of "smart" devices, such as the smartphone. Its main objective has always been "performance improvement", and the main way to do so is by miniaturizing its most important component, the basis on which all of this has

began: the transistor. Indeed, what scientists are looking for is increasing the computational power, for which we have to use many transistors, hence fitting as many as possible on a single chip. This trend is mainly represented by an historical rule, the Moore's Law, which led to the doubling of the number of components per integrated circuit every two years. However, this observation was true few years ago, before starting slowing down when the dimensions involved were reaching the fundamental limits given by semiconductor physics and dissipation issues, so that a new approach was adopted, named "More than Moore". It includes 2 main subcurrents: one oriented towards the exploitation of different materials, such as 2D semiconductors, and different architectures, like vertically oriented transistors; the other focused on the functional diversification, by integrating sensors and actuators inside the chip [\[1\]](#page-46-0). Such new approaches are also preparatory to a relatively new research path that has encountered the interest of the mainstream media recently: Artificial Intelligence (AI). Hardware implementation of such tool is very hard, since it relies on huge amount of data and computational components that can't be easily placed inside a small microprocessor. Typically, the AI tools we know rely on very big server farms which they can connect to through the cloud. Such method implies high power consumption due to the heat treatment of the servers and to the constant remote connection [\[2\]](#page-46-1). To overcome such a problem we must change the common knowledge about hardware implementation. There's one type of hardware architecture that is dominant right now, and the most used: Von Neumann [\[3\]](#page-46-2). Named after the first scientist that described it, it depicts the basic functional structure of a computer, showing its different components and the connections between them. In summary, there are three main parts: the Central Processing Unit (CPU), where the calculations are performed, the Memory, that store instructions about the operations and data to be handled, and the I/O interfaces. Since the beginning, CPU and Memory improved with the same speed, but in different aspects. With a better chip density, the amount of data to be stored in the same area is higher and the CPU is faster. However, this last advantage is mitigated from the memory improvement itself, since having more information implies a more difficult access, hence taking more time. Such a situation is commonly defined as the "memory bottleneck" [\[3\]](#page-46-2), meaning that the high speed the CPU may offer is limited by the memory access time, and this is a big obstacle for the AI integration mentioned before. In order to decrease the impact of such performance limit, different solution are used, such as the introduction

of cache memory and the memory hierarchy, with the most used information stored at the top levels in order to have a faster access. There's another solution that has been discussed recently, that proposes the merge of the two main components of the processor (CPU and memory): in-memory computing [\[4\]](#page-46-3). In this project we will focus on a particular kind of materials, among the possible options [\[5\]](#page-46-4): the Ferroelectrics. There is a huge variety of such materials, like the perovskites, but the most intriguing for applications in nanoelectronics it's the Hafnium oxide  $(HfO<sub>2</sub>)$ . This material is already used as oxide layer, since it is a high-k dielectric, and now it allows to have ferroelectric films of few nanometers. By using such material as the gate oxide, one can build transistors with a defined polarization, hence information, that can be stored as memory. The main topic of this Master's thesis will be the evaluation of  $HfO<sub>2</sub>$  as gate of Vertical transistors, the last innovation in such field which aims at further reducing the area footprint of the microchip by exploiting the vertical orientation [\[6\]](#page-46-5). This is all part of a European project whose purpose is to implement AI hardware for real-time translation of languages, named [FVLLMONTI](https://fvllmonti.eu/)  $\mathcal{O}$ . The following chapters will then focus on the electrical characterization of Ferroelectric capacitors, showing the best possibilities and process parameters to implement this new technology.

## <span id="page-6-0"></span>2 FERROELECTRICS: physics and applications

#### <span id="page-6-1"></span>2.1 Ferroelectricity

Ferroelectricity is the property of a dielectric material and it consists in an intrinsic electrical polarisation, named "remnant polarisation"  $(P_r)$ . It can have two possible directions, Up or Down conventionally, and it can be switched from one to the other by applying a sufficiently high electric field. Indeed, this is a fundamental requirement to demonstrate this type of materials. The field at which the switching happens is named "Coercive field"  $E_C$ . The Polarisation graph is non-linear, showing an hysteresis loop (Fig. [3a\)](#page-6-2), the typical kind of curve that all memory devices present, the main purpose of this project. Common dielectrics, in fact, show a linear behavior of the P-E (or P-V) curve, while for Paraelectrics the curve is non-linear, but with neither a loop nor the P<sup>r</sup> . Such features are due to the crystalline structure of the material,

<span id="page-6-2"></span>

Figure 3: (a) Example of a FE hysteresis loop; one can extract the  $P_r$  by looking at the curve when V is zero, the coercive field when P is null. Crystalline structure of  $BaTiO<sub>3</sub>$ , as an example, with both directions of polarisation [\[7\]](#page-46-6).

which should present a certain asymmetry in order to have a displacement between positive and negative charges (Fig. [3b\)](#page-6-2). Such structure is similar to that of a Piezoeletric crystal, where the charge displacement is given only after undergoing a mechanical strain, by an external force or by the structure itself. Therefore, Ferroelectrics are a subgroup of Piezoelectric materials. In this way, an insulator may be ferroelectric (FE) only with specific crystalline

phases; the transition temperature from a non-ferroelectric to a FE is called "Curie temperature"  $(T_c)$  [\[7\]](#page-46-6).

#### <span id="page-7-0"></span>2.2 Materials

#### <span id="page-7-1"></span>2.2.1 Hafnium Oxide

The most common type of FE material is the Perovskite, very much used in different kinds of ferroelectric based devices, but the one of interest for our purpose, which revolutionised the common knowledge on FE, is the Hafnium Oxide  $(HfO<sub>2</sub>)$ . A first reason comes from the possibility of making very thin films, with thickness of 10 nm and lower, differently from Perovskites that lose their properties below 100 nm [\[8\]](#page-46-7). Another reason is that this material is already known in electronics, since it is used since the 2000s as a highk dielectric to improve gate thickness without losing anything in terms of leakage [\[9\]](#page-46-8). It exists in three different crystal phases: monoclinic at room temperature, tetragonal and cubic at higher temperatures [\[10\]](#page-47-0). These phases are all centrosymmetric, hence they can't show FE properties; however, in thin films structures, another one appears, the orthorhombic phase, which, in some configurations, can be non-centrosymmetric, thus not excluding FE. Usually, after annealing, it mostly stabilises towards the monoclinic, since the desired one is metastable in normal conditions. There are, however, specific solutions to obtain a higher percentage of it. One is by injection of dopants, acting as stabilisers, more or less effective depending on their percentage [\[11\]](#page-47-1). Common dopants are  $SiO<sub>2</sub>$  and  $ZrO<sub>2</sub>$ , but there are many possibilities still under study [\[12\]](#page-47-2). The material used during my project was indeed HZO,  $50\%$  HfO<sub>2</sub> and  $50\%$  $ZrO<sub>2</sub>$ ; this substance is defined as  $Zr$ -doped, even if it is more like a composite. Its 50-50 composition revealed to be the most effective in terms of polarization, as depicted in Figure [4a.](#page-8-2) Another solution for the stabilization is the so-called "metal capping": it consists in placing a metal layer over the dielectric, after used as the electrode, before performing the annealing; in this way, when the temperature rises, a mechanical encapsulation due to the capping increases the probability of the orthorhombic phase, reducing that of the non-ferroelectric monoclinic one [\[11,](#page-47-1) [10\]](#page-47-0). These methods are not strictly necessary to get a FE layer,  $\rm{HfO_2}$  can show such characterisics even without them, but with less interesting results (See Fig. [4b\)](#page-8-2), especially looking at possible applications. A comparison between some tested materials is in Table [1,](#page-9-1) and it can be seen that  $HfO<sub>2</sub>$  is the most promising one right now, at least for a low power objective.

<span id="page-8-2"></span>

Figure 4: (a) Evolution of hysteresis loop and dielectric constant with respect to the doping [\[11\]](#page-47-1). (b) Comparison of polarisations between  $HfO<sub>2</sub>$  Y-doped samples with different percentages, being capped (PMA, Post Metalisation Annealing) and not capped (PDA, Post Deposiotion Annealing) [\[11\]](#page-47-1).

#### <span id="page-8-0"></span>2.2.2 Aluminum Scandium Nitride

An alternative to HZO has been recently studied, it is the AlScN (Aluminum Scandium Nitride), a wurtzite structure material, with good FE features [\[13\]](#page-47-3). It has, indeed, a remnant polarisation that is very stable with temperature, a high coercive field, useful for a good memory window in memory applications, and various method for its deposition, compatible with those already used in electronics. The huge coercive field is also a disadvantage, but it can be widely adjusted by varying the Sc content or by acting on the thickness. In fact, it has been proven that it can be very thin, even 10 nm. Unfortunately it reacts very easily with the oxygen in the air, creating an oxide layer that impacts on the performances [\[14\]](#page-47-4). It is even compatible with GaN, and III-nitride materials in general, hence very interesting for high performance electronics [\[15\]](#page-47-5).

#### <span id="page-8-1"></span>2.3 Points of interest

Literature suggests that fabrication conditions as the annealing temperature, pressure and atmosphere are of great importance for the FE phase formation. The annealing can be performed in the range 400-1000 °C, but some studies noticed that higher temperatures weaken the FE properties [\[16\]](#page-47-6), and also affect

<span id="page-9-1"></span>

	SBT	PZT	HfO <sub>2</sub>	AlScN
Film thickness $[nm]$	>25	>70	$5 - 30$	$>=10$
Annealing temperature $\lceil {^{\circ}C} \rceil$	>750	$> \! 600$	400-1000	> 600
$P_r$ [ $\mu$ C/cm <sup>2</sup> ]	${<}10$	$20 - 40$	$1-40$	80-150
$E_c$ [kV/cm]	$10 - 100$	50	1000-2000	2000-5000
	150	1300	30	$10-16$

Table 1: Comparison between parameters of different ferroelectric materials for thin films

the endurance [\[17\]](#page-47-7). Such results are attributed to the interfacial layer which grows during the annealing phase, especially with higher temperatures. This growth may weaken the layer and concentrate more voltage on itself, reducing the drop on the FE. The best range was, then, decided as 400-600. Concerning the atmosphere,  $N_2$  is generally used, because the annealing step performed with oxygen seems to modify the oxygen vacancies distribution, which are important for the FE phase stabilization, hence it worsens the performances [\[18\]](#page-48-0). Indeed, oxygen vacancies are considered as one of the main reason behind the cycling behaviors of ferroelectrics, like wake-up effect and fatigue. These two phenomena are complementary: the first one is the increase of the  $P_r$  with the number of measuring cycles, the other is its decrease [\[18\]](#page-48-0). The reason behind such effects may be due to the elevated charge trapping that this type of defects can perform, which are released with time. Finally, the leakage is an important parameter to consider during the tests. It is probably caused by the aforementioned charge trapping. In fact, the gate stack can be considered as a capacitive voltage divider, where the highest voltage is across the intermediate layer, the oxide between the FE and the substrate. This high voltage allows the bending of the energy bands and, consequently, charge injection. Such charges act both as screen versus the polarization switching, having a big impact on the field effect of a transistor, and degrade the oxide, affecting the endurance. On the other side, these injected charges are transient, hence they have the tendency to leave with time or with a sufficiently high voltage.

#### <span id="page-9-0"></span>2.4 Ferroelectric memories

There are three main configurations that can be used to implement a FE memory [\[19\]](#page-48-1), showed in Figure [5.](#page-10-0)

<span id="page-10-0"></span>

Figure 5: Possible configurations of a FE-based memory cell; from left to right: FeRAM, FeFET and FTJ [\[19\]](#page-48-1).

FTJ The most exotic idea is the Ferroelectric Tunnel Junction (FTJ). Same principle of the more widespread Magnetic version (MTJ), it works by exploiting the polarized FE layer which separates two metal electrodes and acts as a tunneling barrier. The current flowing across the cell will have an intensity which depends on the polarization direction [\[20\]](#page-48-2). It requires a very thin FE layer, of 3 nm maximum, not easy to make; it needs further studies [\[19\]](#page-48-1).

FeFET Another possibility is to implement the FE thin film in the gate stack, in this way, its polarization will influence the threshold voltage of the transistor. In order to have an effective memory cell, one needs a large enough Memory Window (MW), so to well distinguish one state from the other. To have such condition, a high coercive field is mandatory, like the one of the Hafnium oxide. As said before, this material is already a standard dielectric in electronics, a perfect starting point. This configuration is the main objective of this project because, as it can be seen in Figure [5,](#page-10-0) it has a 1T cell, hence very small, especially if coupled with the vertical nanowire transistors. There is also an alternative version which couples this type of transistor with a conventional capacitor [\[21\]](#page-48-3). These two components are fabricated in places physically separated, but electrically connected. One will be made during the FEOL (FrontEnd Of the Line) module, the other during the BEOL (Back-End...) one. Being dissociated in this way, one can exploit fabrication conditions which the other component, or module, may not withstand.

FeRAM A good alternative is the FeRAM, which works with the same principle of the DRAM. The configuration is simple, a 1T-1C, with the capa-

citor's dielectric substituted by the FE, which grants non-volatility, even if the reading remains destructive, a small disadvantage with respect to the other configurations.

## <span id="page-11-0"></span>3 Experimental process

#### <span id="page-11-1"></span>3.1 Main objective

In order to be able to implement a ferroelectric thin film as the gate of a transistor, we started from the basis, testing the behavior of planar FE capacitors. After having illustrated the basics of a FE device in the previous sections, the following ones will show their electrical characterization setup, to check if they present a remnant polarization and their endurance, comparing different fabrication procedures. Very recently, they started to fabricate directly at LAAS, although many samples come from two other institutions specialized in their production, which collaborate to the project.

#### <span id="page-11-2"></span>3.2 Samples

The objective of this Master's thesis is to test the performances of different configurations of planar capacitors, varying by structure, fabrication methods and FE materials. The basic idea is to test the FE thin films and find the best parameters, to use them in future vertical structures and, finally, as the gate of a real working transistor. We have three main types of samples: Metal-Insulator-Semiconductor (MIS) and Metal-Insulator-Metal (MIM[1](#page-11-3) ), concerning HZO as FE material, on a Si subtrate, and a MIS-like sample which uses an heterostructure between  $\text{Al}_{0.85}\text{Sc}_{0.15}\text{N}$ , as FE, and GaN, all on a Sapphire substrate. While the MIM configuration reproduces a real capacitor, the MIS is meant to study the behavior of the FE layer as gate of the transistor, hence having the Si substrate acting as the bottom plate of the capacitor. The MIM type is studied looking at the alternative FeFET memory configuration explained earlier (Section [2.4\)](#page-9-0). Each type has its own topology, due to the laboratory it comes from. The HZO-based capacitors have a similar ones, with lines of 10 round contacts, each row with different dimensions, in two

<span id="page-11-3"></span><sup>1</sup>Also defined MFS, MFIS or MFM in the literature, meaning Metal-Ferroelectric- [Interlayer-]Semiconductor/Metal

<span id="page-12-0"></span>

Figure 6: Capacitor's structures: HZO (a) MIS, same basic structure for both laboratories involved, and (b) MIM and (c) AlScN-based MIS.

shapes, squares and circles (Figure [7a\)](#page-13-1). The topology related to the other FE has a more elaborated configuration, with top and bottom contacts already implemented; they do not need, then, a sacrificial contact to be burnt in order to perform the measurement. Concerning the HZO devices, for each of them there are multiple samples, distinguished by the annealing temperature that was applied during the process flow. This was done in order to check the best temperature for the best result. The best range to get a good working capacitor is 400-600, according to the literature (Section [2.3\)](#page-8-1), and those taken are four: 400, 500, 600, 700; the last one in order to confirm the above mentioned range. Since during previous measurements the 600 resulted as the most promising one, this was fabricated with two further variations, which concern the temperature ramp-up, i.e. the speed at which the temperature rises: 20 and 50  $\degree$ C/s (slow and fast), named 600s and 600f samples. In the end, we have five samples, concerning the MIS capacitors, while the MIM ones are all made using the fast annealing. All of the HZO layers are made with a 10 nm thickness, while the AlScN has three samples with different thicknesses: 7, 12 and 17 nm. Moreover, they could be distinguished by where they were produced: some of the MIS were produced at LAAS, with different fabrication procedures, the others and the MIMs from another collaborating lab, which will be referred to as "External lab 1". The last type comes from another collaborator, External lab 2. During the last few weeks, a new type of sample from the External lab 1 arrived, with a new fabrication method which is meant to improve the capacitor's endurance. It is defined Multi-level and it simply separates the HZO 10 nm layer into two of 5 nm with a very thin

<span id="page-13-1"></span>

Figure 7: Topology of planar capacitor's samples. HZO MIS (a) and AlScN MIS (b); the dimensions are referred to the square on the top, the top contact.

layer, 1 nm, of an oxide between them,  $Al_2O_3$  in this case [\[22\]](#page-48-4). This additional component should not modify much the FE properties of the capacitor, but it is meant to separate the leakage paths across the FE layer, as shown in Figure [8,](#page-14-0) hence slowing down the breakdown due to cycling. Finally, LAAS' devices were all made as the 600f, with differences in the HZO deposition. The samples are three, two deposited thermally, at 280 °C, one through a plasma medium, always at 280 °C. The two thermal samples are distinguished by the deposition ratio of HZO: "1:1", it means that one layer of  $HfO<sub>2</sub>$  and one of  $ZrO<sub>2</sub>$  are deposited alternatively, and "5:5", meaning that the deposition is 5 layers of one oxide, then 5 layers of the other and so on. In this way, we keep having 50-50 of Hf and Zr, but with a slightly different configuration. The plasma sample has only the 1:1 ratio.

#### <span id="page-13-0"></span>3.3 Fabrication process

The process flow between the different devices obviously changes from one to the other, but, in general, they follow a similar sequence of steps. Since it

<span id="page-14-0"></span>

Figure 8: Example of the intermediate oxide layer efficacy, which blocks the propagation of the leakage path that would bring to dielectric breakdown [\[22\]](#page-48-4).

is not the main objective of this thesis, the detailed steps cannot be totally described, but they can be easily deducted since a planar structure is involved (Fig. [9\)](#page-15-2). The following steps are for the MIS type, since the other types are not fabricated at LAAS and the process is not known completely. Starting by a doped Silicon wafer, it is placed inside an oven for a controlled thermal oxidation, the best way to obtain an electrically good layer of  $SiO<sub>2</sub>$  on the surface (1.5 nm). This layer is needed in order to improve the lattice matching between HZO and Si, for better performances, having less defects at the interface [\[23\]](#page-48-5). Such configuration is defined as Metal-Ferroelectric-Insulator-Semiconductor (MFIS) type, different from the MFS type (also called MIS)), where only the FE is present as the insulator layer. The MIM type will probably have the bottom contact of TiN deposited at this point, made like for the top one, explained in few steps. Through Atomic layer deposition (ALD) at 280 °C, the Hf and Zr oxides are deposited, forming the HZO 10 nm layer. At this point, it doesn't have its FE properties yet. It needs the metal capping, made of Titanium Nitride (TiN), in our case, deposited by ALD too, reaching a thickness of 13 nm. At this point, the sample had already pass through a lithographic step, to print the desired topology on the surface. The Rapid Thermal Annealing (RTA) is then performed, to have the transition to the tetragonal phase, that cooling down will stabilise to the FE orthoghonal one. The presence of TiN as metal capping promotes the formation of such phase, as explained in Section [2.2.1.](#page-7-1) Different choices of temperature are available, with differences given also by the ramp-up, meaning the speed the sample takes to reach the temperature. The range studied is between 400 and 700 °C, with ramp-up of either 20 °C/s (slow) or 50 °C/s (fast). A thin layer of Titanium for the subsequent deposition is then deposited, thus the metal contact is sputtered on it, typically Platinum or Chromium.

<span id="page-15-2"></span>

Figure 9: Structure of a single MIS capacitor with all the thicknesses reported.

#### <span id="page-15-0"></span>3.4 Electrical measurements

#### <span id="page-15-1"></span>3.4.1 Equipment

<span id="page-15-3"></span>

Figure 10: Instruments used for the characterisation: Cascade 12000 (a), Keithley 4200 (b).

The electrical measurements were performed inside a dedicated room called "Characterisation platform". It is frequented by several teams, both internal and external to LAAS. There are several stations for electrical analysis, but also for RF, optical and biological measurements. The entire environment is connected to the same ground, for precision of measurements and for a safety purpose. Here, the instruments needed were two. The first one is the Cascade Summit 12000, in Figure [10a.](#page-15-3) It is an electrical characterisation station with six probes, made of Tungsten, and a microscope for their positioning, with also a digital camera, connected to a monitor. The sample have to be placed on a moving disc, inserted inside the machine, after applying the vacuum

to avoid the sample to move, and positioned close to the probes through a software, essential to make the machine working. Since the probes are very fragile, everything must be done carefully, following a specific procedure. The probes are connected to another instrument: the Keithley 4200, a waveform generator and analyser (Figure [10b\)](#page-15-3). It's a very modern machine provided with several programs, each for a specific measurement approach. Everything can be settled up through the embedded software and the measurement is provided as a graph on the screen that can be exported in the '.xls' format, for better data treatment. On this point, some Matlab scripts were written by me, in order to handle easily the big amount of data that is generated every day. Another software very much used was Origin, a powerful software that allowed to create all the graphs of this report.

#### <span id="page-16-0"></span>3.4.2 Formula

In order to well characterise a Ferroelectric capacitor one needs to know the amount of charge it can store, given by the polarisation: the amount of charge per unit area  $(C/m^2)$ . To get such a value there are two main approaches. The direct one, that is exploited through the Sawyer-Tower circuit configuration [\[24\]](#page-48-6), measures the directly related potential of the capacitor. Here it is used the indirect one, more common, which needs a current measurement  $i(t)$ , related to the polarisation  $P(t)$  through a time derivative. The equation is the following:

$$
\frac{\int_0^T i(t) \, dt}{A} \tag{1}
$$

with  $A$  as the area of the metal plates. It is all calculated through the newly implemented script, which takes into account parameters as the pulse frequency, the number of measurement points and the surface area. Then, since the result gives a curve on the negative part of the y-axis, a necessary correction was introduced, which centers it in the origin. Most graphs will be represented with respect to the voltage rather than to the electric field, but the conversion from one to the other is quite immediate. By having a 10 nm thick FE layer, moving from Volts to MV/cm passes through the following:

$$
\frac{MV}{cm} = \frac{V}{10nm} = \frac{V}{10^{-8}m} = \frac{V}{10^{-6}cm} = \frac{10^6 V}{cm}
$$

hence the conversion is 1:1.

#### <span id="page-17-0"></span>3.4.3 Approaches

As said before, the measurement of the current is needed to get the polarization. To do so, voltage pulses are sent through the contact to measure the response, that is the result of the charge switching inside the capacitor. There are two main sequences of pulses that are used for FE materials: Dynamic Hysteresis Measurement (DHM) and Positive Up Negative Down (PUND) [\[25,](#page-48-7) [26\]](#page-49-0). The former (Fig. [11a\)](#page-17-1), is accurate in the case of ideal materials, since the measurement includes, in addition to the response due to the polarisation reversal, other parasitic factors, caused by the dielectric charging, that increases the final value of polarisation (Fig. [12a\)](#page-18-1). To overcome this issue, there is the second method, which includes, after the electrical measurement, a subtraction of the extra components. This is due to the method: the sequence of pulses is composed by an initial one, useful for the pre-polarisation, in order to have a subsequent expected behavior, and 4 others, as in Figure [11b,](#page-17-1) during which we perform the measurement. In this way, for each direction of polarisation, there is a first set of measurement points that should show the switching peaks and a second one that has only the capacitive effect and the eventual leakage. At this point, by subtracting the two sets, a clean response of the ferroelectric sample is obtained (Figure [12b\)](#page-18-1). In both cases, triangular waves were used, without a specific frequency, but 1 kHz was the typical one, to check if the contact was working, while the amplitude was generally 6.7 V, but also both lower and higher values were used.

<span id="page-17-1"></span>

Figure 11: Waveforms of measurement pulses: DHM (a) and PUND (b).

<span id="page-18-1"></span>

Figure 12: Current and Polarization responses of DHM (a) and PUND (b); They can be distinguished mainly by the peculiar shape of the respective hysteresis loop.

#### <span id="page-18-0"></span>3.4.4 Procedure

The measurement is performed by putting the points at each electrode, that will both send the signal and measure the response, through a PMU (Pulse Measurement Unit), embedded in the Cascade machine. The available topology doesn't have an access to the bottom contact from above, therefore one can either use the conductive plate where the sample is placed, or pass through another contact, which must be burnt before, in order to not have a superposition of the responses. The first option introduces a lot of leakage in the measurement and it was used only at the beginning with the DHM method; after, PUND was used, adopting the other option. In this case the direction of the current should be considered (hence the position of the burnt contact

with respect to the working one), even if only the I-V curve is affected, while the polarization doesn't have important changes.

The objective of our studies on FE is as non-volatile memory, therefore several characteristics must be respected:

- Power consumption mainly depends on the material used; this wasn't the main concern of my project part, but the Coercive voltage and the leakage of the measurement were always considered as parameters, which are two of the main contributors;
- Endurance, one of the main points of interest, it's the maximum number of switching that a device can withstand;
- Retention, a component that is tested by other labs, it's the capability of the device to retain data in time; usually is measured as more than ten years;
- Read/Write speed was not considered, it will be more important when applied to the FE transistor, but it can be deduced by the response with different frequencies, that will be explained later;
- Cell's size should be the main advantage of using HZO, because the objective is to implement it as the gate of a transistor, as a 1T technology

The first objective, needed also to get comfortable with the equipment, was to make a Mapping of the contacts of each sample. It simply consisted in checking, for a good amount of contacts, the working ones, i.e. with ferroelectric properties. In this case the measurement through the plate was used. The next step for a good electrical characterisation of the capacitor is to know its Endurance, meaning, the number of switching cycles that the device can withstand before the breakdown. To do so, it is necessary to know the best interval for a good polarization  $(80-100\% \text{ of } P_{\text{max}})$ , the highest stress) in terms of pulse frequency, since there is a specific relation between them [\[27\]](#page-49-1), and then applying it for the endurance cycling.

### <span id="page-19-0"></span>4 Results

The first task to complete was the mapping of the contacts, hence to check few working ones for each line of each sample in order to perform the desired tests after. This was done on the MIS samples from External lab 1, the first ever measured. It was intended as a training, to get used to the instrumentation, but it is actually needed each time a new sample has to be evaluated. To do so, the DHM approach was used, taking the measurement between the desired contact, on the top, and the metal plate under the sample; this method introduces more leakage due to the great dimension of the plate, but it didn't interfere with the purpose of the experiment. Having this task completed, some comparisons could be immediately made, as the results obtained from the different contact sizes. As expected, the higher the diameter the higher the current (Fig. [13a\)](#page-21-1), since it implies a bigger capacitor, hence a bigger charge stored and then switched, as given by the formula

$$
C = \frac{\epsilon S}{d}
$$

where d is the distance between the plates, S is their surface and  $\epsilon$  is the dielectric constant. As it can be seen by Figure [13b,](#page-21-1) the polarization changes differently, reducing as the contact area increases; since the polarisation is the charge per surface area  $(\mu C/cm^2)$ , it acts as a normalisation with respect to the area. However, one can notice that the smallest diameter has a less smooth curve and the h200 one has the highest value of polarisation; this is the reason why, from now on, almost all measurements will refer to this specific contact size. The probes may have a role in this, since they are placed manually and their dimension is comparable to the h100 contact, hence the human error in the positioning may have influenced it. According to the literature, an expected result for polarisation is a value between 10 and 40  $\mu$ C/cm<sup>2</sup> [\[28\]](#page-49-2), in the higher part in the case of MIMs, lower for the MIS. Many times the showed results are obtained through the DHM technique, even if not specified, it is possible to deduce it from the shape of the polarisation curve and from the values, that are higher than those obtained with PUND. In the case above, PUND is considered. In more recent papers, on the contrary, the type of measure is specified, but, unfortunately, all of the experiments are made on MIM type samples, that have better performances and so are difficult to compare with MIS. They are, instead, considered more in FeFET experiments, which often are focused on the transistor's parameters, more than the FE's ones. Concerning the endurance, MIS are attested on  $10<sup>5</sup>$  at most, without innovative improvements, while MIMs are more towards  $10^9$  [\[29,](#page-49-3) [30,](#page-49-4) [31,](#page-49-5) [32\]](#page-49-6). Final remark, many values obtained with the MIS are on samples annealed at

<span id="page-21-1"></span>

Figure 13: PUND measurement from a 600f sample, with the different contacts. The number indicates the diameter of each one of them; H is for circular contact (SQ, square, for the other type of shape)

400 or 500 °C; higher temperatures are used on samples with different doping materials, which require such conditions [\[11\]](#page-47-1).

#### <span id="page-21-0"></span>4.1 MIS from External lab 1

The first interesting result is the asymmetry between the peaks height, given by the different materials implied, a metal (top contact) and a semiconductor (bottom contact), due to a different behavior of the carriers inside this last type of material. Concerning the coercive field (in Fig. [14a](#page-22-0) represented as the coercive voltage), it is quite high, slightly lower than 6 V. This is not very good in a low power application perspective and it doesn't have a counterpart in the literature, where the typical values do not get over 3 V [\[33,](#page-50-0) [19\]](#page-48-1).

Annealing temperatures Focusing on the single sample, one can notice good performances for the highest temperatures (600 and 700), with a better shape of the peaks for the 600 one, since the 700 has a less sharp peak. This is given by a not efficient switch of polarization in that direction, probably due to not yet defined FE domains that can be improved with cycling, exploiting the so-called wake-up effect (see Section [2.3\)](#page-8-1). It is due to such domains also

<span id="page-22-0"></span>

Figure 14: Comparison between the different annealing temperatures; PUND measure at 1 kHZ. It is visible the best behavior of the higher annealing temperatures, especially the 600.

the behavior of the 500 sample, that is the only one that presents multiple peaks in several contacts. Such a characteristic appears when a sample has localized domains, which are not affected by the applied voltage in the same way, and so they switch at different values, creating multiple peaks. This phenomenon appears more often with the thicker perovskites, more subjected to such independent domains [\[7\]](#page-46-6). In the end, 400 seems the least efficient temperature: the switching peaks are very low and less defined and, as a result, the polarization is very small (less than 10  $\mu$ C/cm<sup>2</sup>). Speaking of that, for all the samples, it spreads between 8 and 25  $\mu$ C/cm<sup>2</sup>, in good agreement with the above mentioned literature, with the 600 that results as the best candidate temperature. Also the 500 is interesting for the double peaks, which could imply a specific application in memory, since it could be used for multiple bits storage (Multi-Level Cell, MLC), further increasing the density [\[34\]](#page-50-1). However, in most of the cases they are very close together and on one side only. Such double peaks often appear at a lower coercive voltage then the other samples (Table [2\)](#page-23-0), hence it may be a good advantage for power consumption and endurance. Further studies are needed. While the values are very close to the literature ones, the trend is different, since in some cases they have a maximum of polarization already for a 400 sample [\[17\]](#page-47-7), and it lowers with

<span id="page-23-1"></span>

Figure 15: Results of MISs activated with different temperatures, from the literature [\[17\]](#page-47-7). One can notice the different trend obtained with respect to the External lab 1 samples.

higher temperatures (Fig. [15\)](#page-23-1), according to the annealing effect explained in Section [2.3.](#page-8-1) It is not clear the reason behind this difference in the behaviors, since the fabrication parameters are very similar. At the same time, two other samples together were compared, both having the same annealing temperature (600), but with a different ramp-up, fast and slow: 600f and 600s. The best solution obtained is also the one used in the previous comparison with the other temperatures. The difference between the two resulted not being very big. In terms of coercive field, the fast one performs better just on one side, but since the other side has an higher coercive field, the advantage is not useful: the voltage sweep would be symmetrical anyway, with highest voltage prevailing. From the polarization point of view, the slow sample has a slightly lower  $P_{\text{max}}$ ; the interest is then moved to the fast ramp-up.

$T$ [ $^{\circ}$ C]	$V_C$ [V]	$P_r$ [µC/cm <sup>2</sup> ]
400		10
500	3.7 / 5.5	21
600		25
700	5	23

<span id="page-23-0"></span>Table 2: Parameters of interest of the MIS samples, all taken with 6.7 V sweeps and 1 kHz.

<span id="page-24-0"></span>

Figure 16: Comparison between the two different ramp-ups; as said, the difference is not huge, but the 600f has a slightly higher polarization.

Voltage sweep With this acknowledgement we moved to further tests on this sample. Firstly, evaluating the behavior of the polarization by changing the range of the voltage sweep. One can notice that the value of the polarization is strongly influenced by the maximum voltage at which the contact is switched, increasing linearly with it, as in Fig. [17.](#page-25-0) The voltage acts slightly on the coercive field too, which increases with it, on the order of 100 mV per Volt. As a result, we must take into account the sweep when comparing with the state of the art, because a higher polarization may come from a higher applied voltage. Concerning the aforementioned values from the literature, all the experiments were done with a 4 V sweep [\[17\]](#page-47-7).

Endurance The next test is the Endurance, meaning how many times the sample can switch before burning. This type of test is preceded by one about its behavior in frequency, the switching time test, in order to find the best frequency to perform the switching. The range of testing was from 200 Hz to 100 kHz, taken from a low enough frequency, at which there is the complete switching, to the one at which there is not, approximately. The remnant polarization is stable enough (80-100%) until 25 kHz, when it starts to drop significantly (Fig. [18a\)](#page-26-0). Checking only the  $P_r$  can be misleading because, if we check on the current, one of the two peaks is outside of the voltage range, hence the switching doesn't happen in that direction. A good frequency before

<span id="page-25-0"></span>

Figure 17: Results of different voltage sweeps on the 600f sample (a-b); PUND measurement at 1 kHz. There is a linear dependence between Voltage and Polarization, with a coefficient of about 5.8 (c).

such a thing happens is 10 kHz, that will be used for the next test, together to the one for the 100% switch. In general, the frequencies used to show results in the literature are 1, 10 or 100 kHz, similar to what we have found. Assuming that, the next task is to perform the actual endurance test, with 100% and 80% polarization, in order to test different stresses, that may influence the results. As shown in the first two graphs of Fig. [18,](#page-26-0) the sample maintains a stable polarization of  $25/30 \mu C/cm^2$  until the breakdown, which happens at 10<sup>5</sup> cycles, very low for the purpose of our research, but in accordance with the literature results described above. With the 10 kHz test it is barely visible the wake-up effect; since switching with higher frequency means doing it faster,

<span id="page-26-0"></span>

not all the domains are involved, the material undergoes less stress and needs few cycles to stabilize its polarization.

Figure 18: (a) Switching curve of the 600f vs time; it slowly decreases until 10 kHz, then it is abrupt. It also depends on the voltage sweep, because at high frequencies the switching happens out of range. Endurance tests of the 600f sample, performed at 200 Hz (b) and 10 kHz (c), in order to cover different percentages of polarization. Then, a test was done by reducing the voltage to 6 V (d).

In this case, the improvement between complete and partial polarization does not exists: evidently, the high switching voltage has a major role over the frequency on the degradation of the sample. Indeed, the main influence on endurance is the voltage across the intermediate dielectric layer, more than

that across the FE one. This situation allows a large charge injection inside the material that are detrimental, even screening the effect of the FE switching during the measurement.

Improvements There are several improvements to reduce this inconvenience, a simple one is the reduction of the voltage sweep as much as possible. A sweep of 6V was, indeed, tested, at 10 kHz, shown in Fig. [18,](#page-26-0) on the right. The sample didn't go through a breakdown until  $10^7$  cycles, but it is clearly visible a polarization fatigue already after  $10^4$  cycles, when the peaks started to become lower and lower. Another solution could be the annealing temperature, since it is demonstrated that a high one reduces the quality of the IL, which further grows with a poorer quality during the annealing step [\[17\]](#page-47-7). This introduces a trade-off between endurance and polarization: a lower temperature is needed to preserve the IL so to have a longer life of the device, but a higher one gives a better polarization. The possibility was not fully tested, but the 500 sample could be a good starting point, since it has even multiple peaks, some at lower voltages. A further endurance test was done on the 600s sample (slower rampup). In this case, the preliminary switching time shows great degradation of the  $P_r$  already after 1 kHz, at which it is around 90% (Fig. [19a\)](#page-28-1). Therefore, the endurance test was performed at 200 Hz and 1 kHz. By looking at Fig. [19b,](#page-28-1) it shows interesting results, because, when not fully polarized, it reaches 10<sup>5</sup> cycles, one order of magnitude greater than the case of the 600f. Further studies are needed to get a clearer idea. A preliminary idea could be that the slower increasing of the temperature has a similar effect to the use of a lower temperature, causing less stress to the device. It has to be noticed that, in spite of resisting better to the same frequency of 1 kHz, hence the same stress, at higher frequencies the polarization already decreases of a great amount.

Improved batch A better improvement approach is to tailor the voltage divider across the gate stack by minimizing the voltage drop across the IL. It can be done by using a material with a higher dielectric constant or by changing the geometry of the gate stack. On this principle is based the second batch of MIS from External lab 1 (See Section [3.2\)](#page-11-2). The electrical measurements are still ongoing at LAAS, because it is a very recent device structure that has just started to be studied. The first results obtained show a very high resilience, since the measurement was performed between two contacts at up to 40 V without any breakdown. Unfortunately, until now there is no evidence of a

<span id="page-28-1"></span>

Figure 19: Switching time (a) and Endurance (b) tests on the 600s sample. Better endurance results were obtained, but with a less stable polarization with respect to the pulse time.

ferroelectric behavior on our samples, at least in the usual range of frequencies: from 1 to 100 kHz. According to the literature, the results are not very different from the classical configuration, concerning  $P_r$  and  $E_c$ , as depicted in Figure [20,](#page-29-1) with a  $P_{\text{max}}$  of about 23  $\mu$ C/cm<sup>2</sup> and a slight increase of the Coercive field [\[22\]](#page-48-4) (it is a MIM in this case). On the other hand, the Endurance reaches  $10^{10}$ cycles without breakdown, showing, however, an evident fatigue effect.

#### <span id="page-28-0"></span>4.2 MIS from LAAS

Polarization LAAS production is focused on testing different methods of fabrication, concerning the FE deposition and the device structure (Section [3.2\)](#page-11-2). From Figure [21](#page-30-0) one can notice a quite linear behavior with respect to the pulse frequency, not showing clear steps from good polarization to a degraded one. Table [3](#page-30-1) contains the values of the remnant polarization, that results to be very low. In the samples of the External lab 1, at such small values, the behavior was linear-like too, because it was in the part of the graph which was quickly decreasing to zero. Indeed, the polarization here is very small, also due to the smaller voltage used. 5 V was the highest possible value for the sweep, because higher values would directly burn the contact. Anyway

<span id="page-29-1"></span>

Figure 20: (a) Example of I-V and P-V curves of the new proposed configuration of capacitors.  $P_r$  and  $E_c$  are slightly worse than the usual structure, but it allows an endurance higher of three orders of magnitude (b). The measures were taken with a 4 V and 25 kHz pulse, on a 10 nm HZO-based capacitor, probably using a DHM measurement.

the peaks due to the displacement current are clearly visible, with a  $E_C$  lower than before. The two batches of External lab 1 and LAAS are not easily comparable, because one does not switch with 5 V, while the other can not go over it. However, in Figure [17](#page-25-0) one peak is visible and gives a polarization of around 10  $\mu$ C/cm<sup>2</sup>, higher than the LAAS one.

Endurance The fragility is clearer with the endurance test, done at 1 kHz, not fully polarized. It reaches  $10^4$  maximum, even lower with some contacts. The most promising sample is the thermal 5:5, more consistent between different measures and with the best endurance results; it even seems to have a very good symmetry of the coercive fields. The plasma one, instead, was the only one that could be used at 6.7 V as the batch of External lab 1, but the results are worse.

#### <span id="page-29-0"></span>4.3 MIM

On the Metal-Insulator-Metal side we have a very different behavior. Since we have a symmetric structure, also the results are very symmetric.

<span id="page-30-0"></span>

Figure 21: Switching time and Endurance tests for each LAAS MIS sample. The 5:5 shows the most stable and promising results.

First batch: Polarization Starting with the first batch that included only a 600 sample, the results are very promising. Visible in Figure [22a,](#page-31-0) the displacement current is smooth and clear with evident peaks, even at frequencies higher than before. The coercive field goes from slightly below 2 up to 3 MV/cm, depending on the frequency; the resulting remnant polarization is around 20  $\mu$ C/cm<sup>2</sup>, with a very defined and symmetric hysteresis loop. The state of the art given in the literature gives very similar values for both parameters (beginning of this Section, [4\)](#page-19-0). The  $E_C$  is usually given at around 1

Sample		$V_c$ [V] $P_r$ [ $\mu C/cm^2$ ]
$1:1$ thermal	4.5	
5:5 thermal		
$1:1$ plasma	4.5	3.5

<span id="page-30-1"></span>Table 3: Parameters of interest of the LAAS samples, all taken with 5 V sweeps and 1 kHz.

<span id="page-31-0"></span>

Figure 22: Example of different PUND measurements on a MIM device: (a) Current, (b) Polarization, (c) Switching time and (d) Endurance; all done at 50 kHz with 4 V sweep.

MV/cm, but such a result comes typically from the theory, the experimental ones are in accordance with ours. The polarization is perfectly in the given range, but it may vary depending on the pulse method for the measurement. As expected, the leakage is small too, thanks to the MIM configuration that reduces it. As already said, it is due to charge trapping, especially in the intermediate oxide, which is over the substrate, hence not inside the capacitor.

First batch: Endurance Moving to the endurance, the results are very promising. The measure with time shows a very good stability up to 100 kHz (Fig. [22c\)](#page-31-0); this is also given by the very small coercive field that allows to have

<span id="page-32-0"></span>

Figure 23: Comparison between the annealing temperatures of the MIM's second batch, I-V (a) and P-V (b); PUND measurement at 5 kHz.

the current switching peaks completely included even with a small voltage sweep, allowing a complete calculation of the polarization. The endurance, tested at 50 kHz and 4 V range, gives promising results, arriving at  $10^9$  without burning and a very limited fatigue (Fig. [22d\)](#page-31-0). It is clearly visible the wakeup effect on the first  $10<sup>4</sup>$  cycles, which suggests that these devices need to be cycled to unlock their full polarization potential.

Second batch: annealing temperatures Moving to the other batch, the performances are very similar, but they resulted to be more fragile, burning easily at voltages higher than 5 V and with smaller endurance. This may be due to different fabrication parameters, as some kind of error in the process flow. In general, the differences between the temperatures are very small if we focus on the I-V and P-V graphs, with also the 400 that shows acceptable results, better than with the MIS (Fig. [23\)](#page-32-0). Only the 700 shows less sharp peaks, a behavior similar to that of the MIS. Due to their small coercive voltage, the sweep range could be greatly reduced, improving the endurance performances, with a 3 V sweep and a frequency of 5-10 kHz. In this case, the observed trend is the same of the literature, as in Figure [24,](#page-33-0) differently from the MIS, since we take as reference the same article [\[17\]](#page-47-7). The only discrepancy is with the values, but according to the shape of their curve, it seems that the DHM technique was used, hence they are overestimated.

<span id="page-33-0"></span>

Figure 24: Results of a MIM sample for different annealing temperatures [\[17\]](#page-47-7). The obtained behavior is the same as the External lab 1 samples, suggesting interesting developments for these devices, with a coherent fabrication method.

Second batch: Endurance Concerning the endurance, 700 and 600 perform worse than the older sample, reaching  $10^6$ , even with the smallest possible voltage and a quite high frequency. Much better performances are given by the lowest temperatures, which reached  $10^7$ , in case of the 400, and at least 10<sup>8</sup> for the 500, with possible improvements concerning the frequency. In fact, one can see the wake-up effect during a thousand of cycles, that not only improves the polarization value, but also the sharpness of the peaks. This is not included in the endurance tests showed here, because it was noticed only during the analysis of data, but each contact can be cycled before the tests, in order to have the best results. Another improvement could be to further

$T$ [°C]		$V_C$ $[V]$ $P_r$ $[\mu C/cm^2]$
400	1.7	12
500	1.6	15
600	1.8	19
600 (old)	2.8	20
700		20

<span id="page-33-1"></span>Table 4: Parameters of interest of the MIM samples, all taken with 4 V sweeps and 10 kHz for the new batch, 50 kHz for the old one. This demonstrates the differences between the two fabrication methods: the first one had smaller  $P_r$ for a higher endurance.

<span id="page-34-0"></span>

Figure 25: Switching time and endurance tests for each annealing temperature. 500 has the best performances, with some space for improving by increasing the frequency after cycling.

reducing the voltage sweep in spite of a lower frequency, since, as can be seen by the tests, reducing the stress given by the voltage has a much greater effect.

Secondary peaks To be noticed, the double peaks that in some cases are present, like in the MIS, in the 500, but also in the 400 here. They can be of interest because often there is a smaller peak at a much lower field that could be exploited. Anyway, they seem to disappear with the cycling, at least in the case of the 400 (Fig. [26a\)](#page-36-0); for the 500, contacts without double peaks were taken for the tests. Always concerning the cycling of the two lowest temperatures, it seems to be needed because of the presence of secondary peaks, which appear after the switching with zero retention, meaning that they remain with multiple cycles with the same polarization direction (Fig. [26b\)](#page-36-0). They can be considered as parasitic, the reason behind the strange shape of the curve concerning the first cycles in Figure [26a.](#page-36-0)

#### <span id="page-35-0"></span>4.4 AlScN-based capacitors

<span id="page-35-1"></span>

Table 5: Summary of the parameters considered from the literature, with their respective values.

Finally, the last variation of the capacitors comes with a different FE material: AlScN (15% Sc, 85% Al). Differently from the HZO, this compound appears in the literature with many variations, since they can differ depending on the ratio between Al and Sc. There are different combinations with the type of substrate and the thickness of the material, since it is under preliminary studies and there is not a convergence of the capacitor's structure yet. In general, the thicknesses used are very high, more than 100 nm; there are few studies on those comparable to ours. The coercive fields are quite high, they can vary from 4 to 7 MV/cm. The frequency used, in the end, are very few: 100, 10 ore 1.5 kHz. All these combinations are summarised in Table

<span id="page-36-0"></span>

Figure 26: (a) Example of cycling during an endurance test. It is useful to see the evolution and stabilization of the peaks. (b) Parasitic peak, it always appears after the switching. Example with the the first 3 PUND cycles. It disappears with cycling (about a thousand).

[5.](#page-35-1) Our experimental measurements gave no interesting results, no peaks were detected. Different strategies have been tried, like changing the frequency, the pulses' order, cycling (for the wake-up effect) and so on. Some brief examples of the results are depicted in Figure [28.](#page-38-0) The cause of such results may be due to an error during the annealing to activate the ferroelectric phase. In many cases, the leakage current due to the charge trapping happens at very low fields, hence, in some cases like in [\[15\]](#page-47-5), the peaks may be hidden.

<span id="page-37-0"></span>

Figure 27: (a) Example of displacement current generated by an AlScN ferroelectric capacitor, using the same materials [\[35\]](#page-50-2), and (b) endurance test which reaches  $10^5$  cycles as for HZO-based MIS [\[37\]](#page-50-4).

<span id="page-38-0"></span>

Figure 28: Variations of the measurements to find some FE behavior: (a) changing frequency, (b) reversing the polarization, (c)  $10^3$  cycles at the same voltage. All of them are made on the 17 nm sample; every type of contact and sample were used.

## <span id="page-39-0"></span>5 Conclusions

A lot of progress was made during my period at LAAS, especially concerning the Ferroelectrics. We tested several combinations of FE capacitors, evaluating their switching properties, Coercive field and Polarization, and Endurance, looking for the best combination for a FeFET implementation. Up to now, the perspective could be to continue studying them by combining the best results obtained. For the LAAS' samples the 5:5 thermal (600f) is the most promising, with results on the endurance similar to those of External lab 1 and, in addition, with a lower coercive field. The 600, especially the fast ramp-up, shows the best results for now, being reliable on all the parameters: good polarization and endurance, a bit too high coercive field in some cases. The improvements given from the previously mentioned LAAS fabrication method and from the oxide in the middle of the HZO layer may bring us to the perfect candidate. The 500 temperature showed not much worse results for both MISs and MIMs, suggesting a possible alternative to the 600 with the help of few optimizations, reducing the thermal budget. On the other hand, MIMs seems to be the closest technology for the implementation of a FeFET, giving their exceptional performances concerning every tested temperature, if compared to the MIS, and their coherence with the literature. They present one of the most important parameter for a memory: a very high endurance. Anyway, the best candidates for the development of the first memory cells are ready to be tested, since, at LAAS, also the research concerning Vertically oriented transistors is at a good point, which would help increasing the chip density, giving a glimpse on a future in-memory processor.

# Appendices

# <span id="page-40-1"></span><span id="page-40-0"></span>A Keithley 4200: settings for the FE capacitors

The machine offers measurement presets for a lot of different experiments. In the case of FE we used the electrical capacitors' one, which allowed to create the waveform we needed to activate the polarization switching. The user interface consisted, mainly, of two windows: one for the response graph, plus the possibility to visualize the table with all the values; the other for the settings, which will be explored with more details. It is a list of parameters, each one presented as a vector of values:

- Voltage1, each element is a point of the waveform, referred to the amplitude, on the y-axis.
- **Voltage2**, it is possible to send multiple signals, not used in our case.
- Segment time, from now on we do not refer anymore to points, but to segments, connections between two consecutive points. Here we describe the waveform referring to the x-axis (time), expressing the length of each segment (each element of the vector) in seconds. It is made to set the width of the active pulses, but also of the intervals between them.
- Measurement, the number of measurement points for each segment, zero during the intervals, generally 100 during the pulses.
- Segment ID, to create groups of segments by giving them a number, their ID, which will be used for the next parameter.
- Sequence, it allows to create a specific sequence by putting the groups ID in the desired order.
- Iterations, an additional parameter where each element refers to a group ID, in order, and each value expresses the number of iterations of that group.
- Compliance, there is one for each of the two currents that is possible to measure; it defines the maximum value that it it possible to measure. It also defines the accuracy of the measured curve: with a small compliance

one has a better precision and the curve may be less smooth due to eventual fluctuations.

There are more parameters in the settings, but those in the list were the most used. Once the experiment is done, it is possible to export the data in the xls format. Some Matlab scripts were personally written by myself to help with the management of the high number of measurements. They are easy to use: the user have only to update the parameters at the beginning, related to the files' position, the capacitor's dimension and the pulse's settings. They work by reading multiple files inside the specified folder, but they have to be named in a specific way, specified inside the script. Their purpose is to print on screen a preliminary version of the resulting graphs, as the current without parasitics and the polarization, and save the data on a given Excel file. They also save specific sets of values as in the case of Endurance and Switching time. To calculate the polarization, the formula uses some of the parameters listed above: the segment time, extracted from the frequency, and the number of measurements, either specified by the user at the beginning or obtained from the file's name. The equation, in code form, is the following

 $P =$ 

$$
cumtrapz(I\_clean)*(1E6)*(1/freq/2)/n\_meas/(pi*(diam/2*1E-6)^2*(1E4))
$$

I clean is the current after the subtraction, to remove the parasitics, freq, n meas and diam are the frequency, number of measurements and capacitor's diameter respectively; the multiplication by  $10^6$  (1E6 in the code) is to get to  $\mu$ C, those by 10<sup>-6</sup> and 10<sup>4</sup> is to convert the  $\mu$ m of the diameter into cm; ["cumtrapz\(\)](https://it.mathworks.com/help/matlab/ref/cumtrapz.html)  $\mathcal{O}$ " is a Matlab function which performs the integral. The scripts are all grouped as supplementary material in the "scripts-dot-m" folder.

# List of Figures







# List of Tables



## References

- <span id="page-46-0"></span>[1] W. A. et al., "[More-than-Moore](http://www.itrs2.net/uploads/4/9/7/7/49775221/irc-itrs-mtm-v2_3.pdf) white paper,"
- <span id="page-46-1"></span>[2] D. Patterson, J. Gonzalez, Q. Le, C. Liang, L.-M. Munguia, D. Rothchild, D. So, M. Texier, and J. Dean, "[Carbon Emissions and Large Neural](https://arxiv.org/abs/2104.10350) [Network Training,](https://arxiv.org/abs/2104.10350)" 2021.
- <span id="page-46-2"></span>[3] I. Arikpo, F. Ogban, and I. Eteng, "[Von neumann architecture and](#page-0-0) [modern computers,](#page-0-0)" Global Journal of Mathematical Sciences, vol. 6, no. 2, pp. 97–103, 2007.
- <span id="page-46-3"></span>[4] K.-A. R. e. a. Sebastian A., Le Gallo M., "[Memory devices and](https://doi.org/10.1038/s41565-020-0655-z) [applications for in-memory computing,](https://doi.org/10.1038/s41565-020-0655-z)" Nat. Nanotechnol., vol. 15, p. 529–544, 2019.
- <span id="page-46-4"></span>[5] N. Verma, H. Jia, H. Valavi, Y. Tang, M. Ozatay, L.-Y. Chen, B. Zhang, and P. Deaville, ["In-Memory Computing: Advances and Prospects,](https://ieeexplore.ieee.org/document/8811809)" IEEE Solid-State Circuits Magazine, vol. 11, no. 3, pp. 43–55, 2019.
- <span id="page-46-5"></span>[6] A. Kumar, J. Müller, S. Pelloquin, A. Lecestre, and G. Larrieu, "[Logic](https://doi.org/10.1021/acs.nanolett.3c04180) [Gates Based on 3D Vertical Junctionless Gate-All-Around Transistors](https://doi.org/10.1021/acs.nanolett.3c04180) [with Reliable Multilevel Contact Engineering,](https://doi.org/10.1021/acs.nanolett.3c04180)" Nano Letters, vol. 24, no. 26, pp. 7825–7832, 2024. PMID: 38885473.
- <span id="page-46-6"></span>[7] K. Rabe, M. Dawber, C. Lichtensteiger, C. Ahn, and J.-M. Triscone, [Modern Physics of Ferroelectrics: Essential Background](https://www.researchgate.net/publication/226834160_Modern_Physics_of_FerroelectricsEssential_Background), vol. 105, pp. 1– 30. 07 2007.
- <span id="page-46-7"></span>[8] J.-M. Koo, B.-S. Seo, S. Kim, S. Shin, J.-H. Lee, H. Baik, J.-H. Lee, J. H. Lee, B.-J. Bae, J.-E. Lim, D.-C. Yoo, S.-O. Park, H.-S. Kim, H. Han, S. Baik, J.-Y. Choi, Y. J. Park, and Y. Park, "Fabrication of 3d trench pzt capacitors for 256mbit fram device application," in IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest., pp. 4 pp.–343, 2005.
- <span id="page-46-8"></span>[9] J. Choi, Y. Mao, and J. Chang, ["Development of hafnium based high](https://doi.org/10.1016/j.mser.2010.12.001)[k materials—A review,](https://doi.org/10.1016/j.mser.2010.12.001)" Materials Science and Engineering: R: Reports, vol. 72, no. 6, pp. 97–136, 2011.

- <span id="page-47-0"></span>[10] T. Böscke, J. Müller, D. Braeuhaus, U. Schroeder, and U. Bottger, ["Ferroelectricity in Hafnium Oxide Thin Films,](https://www.researchgate.net/publication/260702283_Ferroelectricity_in_Hafnium_Oxide_Thin_Films)" Applied Physics Letters, vol. 99, pp. 102903–102903, 09 2011.
- <span id="page-47-1"></span>[11] W. Yang, C. Yu, H. Li, M. Fan, X. Song, H. Ma, Z. Zhou, P. Chang, P. Huang, F. Liu, X. Liu, and J. Kang, "[Ferroelectricity of hafnium](https://dx.doi.org/10.1088/1674-4926/44/5/053101) [oxide-based materials: Current status and future prospects from physical](https://dx.doi.org/10.1088/1674-4926/44/5/053101) [mechanisms to device applications,](https://dx.doi.org/10.1088/1674-4926/44/5/053101)" Journal of Semiconductors, vol. 44, p. 053101, may 2023.
- <span id="page-47-2"></span>[12] R. Materlik, C. Künneth, M. Falkowski, T. Mikolajick, and A. Kersch, "Al-, y-, and la-doping effects favoring intrinsic and field induced ferroelectricity in hfo2: A first principles study," Journal of Applied Physics, vol. 123, p. 164101, 04 2018.
- <span id="page-47-3"></span>[13] H. Qin, N. He, C. Han, M. Zhang, Y. Wang, R. Hu, J. Wu, W. Shao, M. Saadi, H. Zhang, Y. Hu, Y. Liu, X. Wang, and Y. Tong, "[Perspectives](https://www.mdpi.com/2079-4991/14/11/986) [of Ferroelectric Wurtzite AlScN: Material Characteristics, Preparation,](https://www.mdpi.com/2079-4991/14/11/986) [and Applications in Advanced Memory Devices,](https://www.mdpi.com/2079-4991/14/11/986)" Nanomaterials, vol. 14, no. 11, 2024.
- <span id="page-47-4"></span>[14] M. Li, K. Hu, H. Lin, V. Felmetsger, and Y. Zhu, "[Oxidation of sputtered](https://doi.org/10.1109/IUS54386.2022.9957694) [AlScN films exposed to the atmosphere,](https://doi.org/10.1109/IUS54386.2022.9957694)" in 2022 IEEE International Ultrasonics Symposium (IUS), pp. 1–3, 2022.
- <span id="page-47-5"></span>[15] D. Wang, J. Zheng, P. Musavigharavi, W. Zhu, A. C. Foucher, S. E. Trolier-McKinstry, E. A. Stach, and R. H. Olsson, "[Ferroelectric Switching](https://ieeexplore.ieee.org/document/9241842) [in Sub-20 nm Aluminum Scandium Nitride Thin Films,](https://ieeexplore.ieee.org/document/9241842)" IEEE Electron Device Letters, vol. 41, no. 12, pp. 1774–1777, 2020.
- <span id="page-47-6"></span>[16] M. H. Park, C.-C. Chung, T. Schenk, C. Richter, K. Opsomer, C. Detavernier, C. Adelmann, J. L. Jones, T. Mikolajick, and U. Schroeder, ["Effect of Annealing Ferroelectric HfO2 Thin Films: In Situ,](https://doi.org/10.1002/aelm.201800091) [High Temperature X-Ray Diffraction,](https://doi.org/10.1002/aelm.201800091)" Advanced Electronic Materials, vol. 4, no. 7, p. 1800091, 2018.
- <span id="page-47-7"></span>[17] K. Toprasertpong, K. Tahara, T. Fukui, Z. Lin, K. Watanabe, M. Takenaka, and S. Takagi, "[Improved Ferroelectric/Semiconductor](https://ieeexplore.ieee.org/document/9177059)

[Interface Properties in Hf0.5Zr0.5O2 Ferroelectric FETs by Low-](https://ieeexplore.ieee.org/document/9177059)[Temperature Annealing,](https://ieeexplore.ieee.org/document/9177059)" IEEE Electron Device Letters, vol. 41, no. 10, pp. 1588–1591, 2020.

- <span id="page-48-0"></span>[18] T. Suzuki, T. Shimizu, T. Mimura, H. Uchida, and H. Funakubo, ["Epitaxial ferroelectric Y-doped HfO2 film grown by the RF magnetron](https://dx.doi.org/10.7567/JJAP.57.11UF15) [sputtering,](https://dx.doi.org/10.7567/JJAP.57.11UF15)" Japanese Journal of Applied Physics, vol. 57, p. 11UF15, oct 2018.
- <span id="page-48-1"></span>[19] T. Mikolajick, U. Schroeder, P. D. Lomenzo, E. T. Breyer, H. Mulaosmanovic, M. Hoffmann, T. Mittmann, F. Mehmood, B. Max, and S. Slesazeck, "[Next Generation Ferroelectric Memories enabled by](https://ieeexplore.ieee.org/document/8993447) [Hafnium Oxide,](https://ieeexplore.ieee.org/document/8993447)" in 2019 IEEE International Electron Devices Meeting  $(IEDM)$ , pp. 15.5.1–15.5.4, 2019.
- <span id="page-48-2"></span>[20] B. M. Garcia V., ["Ferroelectric tunnel junctions for information storage](https://doi.org/10.1038/ncomms5289) [and processing.,](https://doi.org/10.1038/ncomms5289)" Nat. Commun., no. 5, 2014.
- <span id="page-48-3"></span>[21] N. K., S. J. A., G. B., R. T., O. B., K. J. A., R. M., and D. S., ["SoC Logic Compatible Multi-Bit FeMFET Weight Cell for Neuromorphic](https://doi.org/10.1109/IEDM.2018.8614496) [Applications,](https://doi.org/10.1109/IEDM.2018.8614496)" in 2018 IEEE International Electron Devices Meeting (IEDM), pp. 13.2.1–13.2.4, 2018.
- <span id="page-48-4"></span>[22] X. Yannan, Y. Yang, Z. Shengjie, G. Tiancheng, J. Pengfei, L. Shuxian, Y. Haoran, Y. P. D. Zhiwei, D. Yaxinand, W. Yuan, C. Yuting, B. Jinshun, and L. Qing, "[Robust Breakdown Reliability and Improved Endurance in](https://doi.org/10.1109/TED.2021.3126283) [Hf0.5Zr0.5O2 Ferroelectric Using Grain Boundary Interruption,](https://doi.org/10.1109/TED.2021.3126283)" IEEE Transactions on Electron Devices, vol. 69, no. 1, pp. 430–433, 2022.
- <span id="page-48-5"></span>[23] H. Mulaosmanovic, E. T. Breyer, S. Dünkel, S. Beyer, T. Mikolajick, and S. Slesazeck, "[Ferroelectric field-effect transistors based on HfO2: a](https://dx.doi.org/10.1088/1361-6528/ac189f) [review,](https://dx.doi.org/10.1088/1361-6528/ac189f)" Nanotechnology, vol. 32, p. 502002, sep 2021.
- <span id="page-48-6"></span>[24] B. Martin and H. Kliem, "Time domain polarisation measurements with the sawyer-tower method," in 2007 IEEE International Conference on Solid Dielectrics, pp. 729–732, 2007.
- <span id="page-48-7"></span>[25] A. Gomez and U. Celano, ["Nano-positive up negative down in binary](https://doi.org/10.1063/5.0185913) [oxide ferroelectrics,](https://doi.org/10.1063/5.0185913)" APL Materials, vol. 12, p. 021112, 02 2024.

- <span id="page-49-0"></span>[26] Y. Wei, [Rhombohedral Hf0.5Zr0.5O2 thin films: Ferroelectricity and](https://research.rug.nl/en/publications/rhombohedral-hf05zr05o2-thin-films-ferroelectricity-and-devices) [devices](https://research.rug.nl/en/publications/rhombohedral-hf05zr05o2-thin-films-ferroelectricity-and-devices). PhD thesis, University of Groningen, 2020.
- <span id="page-49-1"></span>[27] S. Mueller, S. R. Summerfelt, J. Muller, U. Schroeder, and T. Mikolajick, "Ten-Nanometer Ferroelectric  $Si:HfO<sub>2</sub>$  Films for Next-Generation FRAM [Capacitors,](https://doi.org/10.1109/LED.2012.2204856)" IEEE Electron Device Letters, vol. 33, no. 9, pp. 1300–1302, 2012.
- <span id="page-49-2"></span>[28] M. H. Park, Y. H. Lee, H. J. Kim, Y. J. Kim, T. Moon, K. D. Kim, J. Müller, A. Kersch, U. Schroeder, T. Mikolajick, and C. S. Hwang, "Ferroelectricity and antiferroelectricity of doped thin hfo2-based films," Advanced Materials, vol. 27, no. 11, pp. 1811–1831, 2015.
- <span id="page-49-3"></span>[29] M. Trentzsch, S. Flachowsky, R. Richter, J. Paul, B. Reimer, D. Utess, S. Jansen, H. Mulaosmanovic, S. Müller, S. Slesazeck, J. Ocker, M. Noack, J. Müller, P. Polakowski, J. Schreiter, S. Beyer, T. Mikolajick, and B. Rice, ["A 28nm HKMG super low power embedded NVM technology based on](https://doi.org/10.1109/IEDM.2016.7838397) [ferroelectric FETs,](https://doi.org/10.1109/IEDM.2016.7838397)" in 2016 IEEE International Electron Devices Meeting  $(IEDM)$ , pp. 11.5.1–11.5.4, 2016.
- <span id="page-49-4"></span>[30] J. Müller, T. S. Böscke, S. Müller, E. Yurchuk, P. Polakowski, J. Paul, D. Martin, T. Schenk, K. Khullar, A. Kersch, W. Weinreich, S. Riedel, K. Seidel, A. Kumar, T. M. Arruda, S. V. Kalinin, T. Schlösser, R. Boschke, R. van Bentum, U. Schröder, and T. Mikolajick, ["Ferroelectric](https://doi.org/10.1109/IEDM.2013.6724605) [hafnium oxide: A CMOS-compatible and highly scalable approach to](https://doi.org/10.1109/IEDM.2013.6724605) [future ferroelectric memories,](https://doi.org/10.1109/IEDM.2013.6724605)" in 2013 IEEE International Electron Devices Meeting, pp. 10.8.1–10.8.4, 2013.
- <span id="page-49-5"></span>[31] M. H. Park, Y. H. Lee, H. J. Kim, Y. J. Kim, T. Moon, K. D. Kim, J. Müller, A. Kersch, U. Schroeder, T. Mikolajick, and C. S. Hwang, ["Ferroelectricity and Antiferroelectricity of Doped Thin HfO2-](https://doi.org/10.1002/adma.201404531) [Based Films,](https://doi.org/10.1002/adma.201404531)" Advanced Materials, vol. 27, no. 11, pp. 1811–1831, 2015.
- <span id="page-49-6"></span>[32] J. Müller, E. Yurchuk, T. Schlösser, J. Paul, R. Hoffmann, S. Müller, D. Martin, S. Slesazeck, P. Polakowski, J. Sundqvist, M. Czernohorsky, K. Seidel, P. Kücher, R. Boschke, M. Trentzsch, K. Gebauer, U. Schröder, and T. Mikolajick, "[Ferroelectricity in HfO2 enables nonvolatile data](https://ieeexplore.ieee.org/document/6242443) [storage in 28 nm HKMG,](https://ieeexplore.ieee.org/document/6242443)" in 2012 Symposium on VLSI Technology  $(VLSIT)$ , pp. 25–26, 2012.
- <span id="page-50-0"></span>[33] A. Chernikova, M. Kozodaev, A. Markeev, D. Negrov, M. Spiridonov, S. Zarubin, O. Bak, P. Buragohain, H. Lu, E. Suvorova, A. Gruverman, and A. Zenkevich, "[Ultrathin Hf0.5Zr0.5O2 Ferroelectric Films on Si,](https://doi.org/10.1021/acsami.5b11653)" ACS Applied Materials & Interfaces, vol. 8, no. 11, pp. 7232–7237, 2016. PMID: 26931409.
- <span id="page-50-1"></span>[34] H. Mulaosmanovic, S. Slesazeck, J. Ocker, M. Pesic, S. Muller, S. Flachowsky, J. Müller, P. Polakowski, J. Paul, S. Jansen, S. Kolodinski, C. Richter, S. Piontek, T. Schenk, A. Kersch, C. Kunneth, R. van Bentum, U. Schroder, and T. Mikolajick, "Evidence of single domain switching in hafnium oxide based fefets: Enabler for multi-level fefet memory cells," in 2015 IEEE International Electron Devices Meeting (IEDM), pp. 26.8.1– 26.8.3, 2015.
- <span id="page-50-2"></span>[35] G. Schönweger, N. Wolff, M. R. Islam, M. Gremmel, A. Petraru, L. Kienle, H. Kohlstedt, and S. Fichtner, "[In-Grain Ferroelectric Switching in Sub-5](https://doi.org/10.1002/advs.202302296) [nm Thin Al0.74Sc0.26N Films at 1 V,](https://doi.org/10.1002/advs.202302296)" Advanced Science, vol. 10, no. 25, p. 2302296, 2023.
- <span id="page-50-3"></span>[36] J. X. Zheng, M. M. A. Fiagbenu, G. Esteves, P. Musavigharavi, A. Gunda, D. Jariwala, E. A. Stach, and I. Olsson, Roy H., ["Ferroelectric behavior](https://doi.org/10.1063/5.0147224) [of sputter deposited Al0.72Sc0.28N approaching 5nm thickness,](https://doi.org/10.1063/5.0147224)" Applied Physics Letters, vol. 122, p. 222901, 06 2023.
- <span id="page-50-4"></span>[37] P. Wang, D. Wang, S. Mondal, and Z. Mi, "[Ferroelectric N-polar](https://doi.org/10.1063/5.0097117) [ScAlN/GaN heterostructures grown by molecular beam epitaxy,](https://doi.org/10.1063/5.0097117)" Applied Physics Letters, vol. 121, p. 023501, 07 2022.
- <span id="page-50-5"></span>[38] N. Wolff, G. Schönweger, I. Streicher, M. R. Islam, N. Braun, P. Straňák, L. Kirste, M. Prescher, A. Lotnyk, H. Kohlstedt, S. Leone, L. Kienle, and S. Fichtner, "[Demonstration and STEM](https://doi.org/10.1002/apxr.202300113) [Analysis of Ferroelectric Switching in MOCVD-Grown Single Crystalline](https://doi.org/10.1002/apxr.202300113) [Al0.85Sc0.15N,](https://doi.org/10.1002/apxr.202300113)" Advanced Physics Research, vol. 3, no. 5, p. 2300113, 2024.