POLITECNICO DI TORINO

Master's Degree in Electronic Engineering

Master's Degree Thesis

Process Simulations and Compact Modeling for a $$\operatorname{NS-GAAFET}$



Supervisors

prof. Gianluca Piccinini dr. Fabrizio Mo dr. Chiara Elfi Spano **Candidate** Pierfranco Tribuzio

Academic Year 2023-2024

Summary

In the most recent years, semiconductor-based devices and technologies have experienced fast improvements, resulting in important advancements. To enhance their performances, semiconductor devices have been scaled in geometrical dimensions and voltages, following Gordon Moore's laws.

However, scaling has led to the emergence of detrimental effects, such as short-channel effects and substrate leakage currents (respectively summarized in the DIBL and SS parameters) forcing designers to seek novel devices and technologies with improved electrostatic control and reasonable drive current and speed. In recent times, an important transition occurred with the introduction of 3D devices such as FinFETs. However, FinFETs have also become inadequate for the technological nodes of today due to some limitations. In this framework, stacked NanoSheet (NS) GAAFETs (Gate-All-Around Field-Effect Transistors) have been considered the most promising candidates for the replacement of FinFETs for sub-7-nm technological nodes.

The aim of this work is, starting from the experimental process, to obtain a matching between the aspects of the NS-GAAFET that have been analyzed. A compact model that is more closely related to the actual physical behavior of the device is missing.

Firstly, a comparison has been carried out between a numerical simulation of the technological process of the NS-GAAFET device and an experimental one. Process simulations have been compared with experimental data to highlight the main differences between the numerical simulations and the actual technological process, in particular regarding the process steps peculiar to the NS-GAAFET device itself. Electrical simulations have been, then, carried out to investigate the DC characteristics of the fabricated devices.

In the second part, a matching of the physics-based model with the BSIM-CMG-NS compact model has been done. Modifications in the Verilog-A code of the BSIM-CMG-NS were introduced to make the compact model match the physics-based simulator results. In the last part, AC simulations have been done at the device level to investigate the impact of inner and main spacers in the time-varying regime. The choice of a low-k dielectric as the main and inner spacer turns out to be important for NS-GAAFET small-signal AC behavior, due to a reduced capacitance, which is peculiar to the NS-GAAFET device itself. Similar results have been obtained in circuit-level simulations, where the oscillation frequency of a Ring Oscillator of 5 ports has been retrieved for different main and inner spacer materials. Something old Something new Something borrowed Something blue. (... and a silver sixpence in the shoe...) [DUKE ELLINGTON'S MUSIC DEFINITION, FROM AN OLD ENGLISH RHYME]

Acknowledgements

I would firstly like to express my gratitude to all my supervisors, Prof. Piccinini, PhD Dr. Mo, and PhD Dr. Spano, for allowing me to delve into this very exciting field of study, and for their patient support and guidance throughout the work.

In addition, I would like to express my deepest gratitude to my family, friends, and colleagues for their unwavering help and encouragement during this journey.

FTJP FFF FTW

Contents

Li	List of Tables 6		
Li	ist of Figures		7
1	Introduction	n	13
	1.1 Multi-G	ate FETs, GAA-FETs, and Stacked FETs	13
	1.2 NS-GAA	AFETs	17
	1.3 Thesis (Objectives	19
	1.4 Thesis S	Structure	19
2	BSIM-CMC	G Compact Model Overview	21
	2.1 BSIM-C	MG Core Model	24
	2.2 BSIM-C	MG Submodule for Quantum Confinement	29
	2.3 BSIM-C	MG Submodule for Direct Gate Tunneling Current	34
	2.4 BSIM-C	MG Submodule for GIDL/GISL and Impact Ionization	36
	2.5 BSIM-C	MG Submodule for Mobility Degradation and Velocity Saturation	38
	2.6 Cadence	e Virtuoso Suite	41
3	Sentaurus 7	FCAD Platform Overview	43
	3.1 SProces	s Tool	43
	3.2 NS-GAA	AFET process steps	47
	3.3 SDevice	Tool	52
	3.4 Derived	FOM	55
4	Process and	1 Device-level Simulations	56
	4.1 Process	Simulation of the NS-GAAFET	56
	4.2 Physics-	Based Simulations	68
	4.2.1 I	DC Trans-characteristic	68
	4.2.2 (Gate Current	72
5	Matching C	Compact Models with Physical Models	76
	5.1 BSIM-C	MG modifications	76
	5.2 DC Tra	ans-Characterstics	83
	5.3 Gate ci	arrent	86

6	AC	Simula	ations	88
	6.1	Device	-Level AC Simulations	. 88
	6.2	Circui	t-Level AC Simulations	. 95
7	Con	clusio	ns and Future Perspectives	98
8	App	oendix		100
	8.1	Sentar	rus scripts	. 100
		8.1.1	SProcess n-type NS-GAAFET script	. 100
		8.1.2	SProcess p-type NS-GAAFET script	. 110
		8.1.3	SDevice n-type NS-GAAFET script	. 119
		8.1.4	SDevice p-type NS-GAAFET script	. 122
		8.1.5	SDevice AC-Extract n-type NS-GAAFET script	. 124
		8.1.6	SDevice AC-Extract p-type NS-GAAFET script	. 127
	8.2	Modifi	ed BSIM-CMG-NS code	. 131
		8.2.1	BSIM-CMG-NS n-type NS-GAAFET code, body	. 131
		8.2.2	BSIM-CMG-NS p-type NS-GAAFET code, body	. 132

List of Tables

4.1	n-type NS-GAAFET electrical parameters and FOM, simulation vs exper-	
	iment	69
4.2	p-type NS-GAAFET electrical parameters and FOM, simulation vs exper-	
	iment	71
6.1	Cutoff Frequencies for different spacers material, n-type NS-GAAFET	93
6.2	Cutoff Frequencies for different spacers material, p-type NS-GAAFET	94
6.3	Oscillation Frequencies for different spacers material, RO5	97

List of Figures

1.1	Fin-FET device, bird's eye, and cross-section views.	14
1.2	NanoWire FET with rectangular cross-section, Fin-FET device, bird's eye	
	and cross-section views	15
1.3	Stacked NanoWire FETs with rectangular cross-section, stacking of 4 Quadru-	
	ple Gate (QG) devices	16
1.4	NanoSheet(NS) GAA-FET, bird's eye and cross-section views.	17
1.5	Comparison of the trans-characteristic of a single FinFET, NW-FET, and NS-FET, adapted from [10].	18
2.1	BSIM Core Model and Submodels	21
2.2	Double Gate (DG) FET Schematic Cross Section, adapted from [18]	24
2.3	Energy subbands $E_{each i}$ formation due to Geometrical Confinement causing	
	the threshold voltage shift ΔV_{th} , adapted from [19]	29
2.4	Gate Capacitance C_{GATE} versus Gate Voltage V_{GS} with quantum confine-	
	ment model, T_{NS} and W_{NS} sweep, adapted from [7]. It is possible to notice	
	the formation of secondary peaks due to the formation of subband energies	
	for decreasing geometric values.	30
2.5	Electron density distribution on the vertical direction, electrical confine-	
	ment causes electrons to be far away from the interface, planar MOS device.	31
2.6	Electron density distribution in the vertical direction for a DG-FET, gate	
	voltage sweep, adapted from [21]	32
2.7	Gate Tunneling,	34
2.8	Fowler-Nordheim Gate Tunneling, direct tunneling is induced by a strong	
	band banding (applied electric field).	35
2.9	Band diagram showing BTBT and TAT phenomena causing GIDL/GIDL	
	effect [23]	36
2.10	Influence of Acoustical Phonons and Surface Roughness Scattering on Mo-	
	bility, adapted from [25]	38
2.11	Influence of Optical Phonons in the trans-characteristic of a single NS-FET,	
	adapted from [29]	39
2.12	Basic scheme of Cadence Virtuoso suite	41
2.13	Inputs in a SPICE circuit simulator	42
3.1	Ion Implantation process	44
3.2	Diffusion process	45
3.3	Generic Photo-Lithographic process	46

3.4	Main process steps for the fabrication of a stacked NS-GAAFET, as described in [34]	47
3.5	Atomistic. Physics-based and Compact Models overview	52
4.1	Si /SiGe SuperLattice growth.	58
4.2	Superlattice Fin patterning by Sidewall Image Transfer(SIT)	59
4.3	STI fabrication and PTSL implantation	60
4.4	Dummy gate fabrication and Source/Drain extensions	61
4.5	Spacer fabrication and S/D etching	62
4.6	Source/Drain epitaxy, doping, and Silicidation	63
4.7	Etching of the SiGe sacrificial layers	64
4.8	Replaced Metal Gate (RMG). Interfacial layer, Hi-K dielectric, and MIG depositions.	65
4.9	Metal filling and Self-Aligned Contact	66
4.10	Contact definition for the simulations	67
4.11	Fabricated n-type NS-GAAFET trans-characteristic, linear and logarithmic scale	68
4.12	Comparison of the trans-characteristic of n-type NS-GAAFET (normalized to the ON current) of the experimental process [34] and the Sentaurus process simulation	60
/ 13	Threshold voltage retrieving of the n-type NS-GAAFET for high and low	03
1.10	drain voltage V_{DG} using double derivative method	70
4 14	Fabricated p-type NS-GAAFET trans-characteristic linear and logarithmic	10
	scale	70
4.15	Fabricated p-type NS-GAAFET trans-characteristics, logarithmic scale	71
4.16	Threshold voltage retrieving of the p-type NS-GAAFET for high and low	
	drain voltage V_{DS} using double derivative method	72
4.17	Fabricated n-type NS-GAAFET gate current considering Direct tunneling.	72
4.18	Comparison between the drain and the gate current characteristics, n-type NS-GAAFET	73
4 19	Gate current and Drain current ratio n-type NS-GAAFET	73
4.20	Fabricated p-type NS-GAAFET gate current considering Direct tunneling	74
4.21	Comparison between the drain and the gate current characteristics, p-type	• •
	NS-GAAFET	74
4.22	Gate current and Drain current ratio, p-type NS-GAAFET	75
5.1	Electron mobility cuts along the n-type NanoSheet Channels	77
5.2	Electron mobility along each of the n-type NS-GAAFET channels, cut along the channel	77
5.3	Hole mobility cuts along the p-type NanoSheet Channels	78
5.4	Hole mobility along each of the p-type NS-GAAFET channels, cut along	
	the channel	78
5.5	Net doping cuts along the n-type NanoSheet Channels	79
5.6	Net doping cuts along the p-type NanoSheet Channels	79
5.7	Doping of the channel along each NanoSheet channel for n-type NS-GAAFET	80
5.8	Doping of the channel along each NanoSheet channel for p-type NS-GAAFET	80
5.9	Source/Drain doping in the vertical direction, n-type NS-GAAFET	81
	0	

5.10	Source/Drain doping in the vertical direction, p-type NS-GAAFET	82
5.11	Trans-Characteristic of the physics-based model and the modified BSIM-	
	CMG model, n-type NS-GAAFET	83
5.12	Absolute error, compact model trans-characteristic and physical model	
	trans-characteristic in linear and log scale for n-type NS-GAAFET	84
5.13	Relative error in % between the compact model and physical model	84
5.14	Trans-Characteristic of the physics-based model and the modified BSIM-	
	CMG model, p-type NS-GAAFET	85
5.15	Absolute error, compact model trans-characteristic and physical model	
	trans-characteristic in linear and log scale, p-type NS-GAAFET	85
5.16	Relative error between the compact model and physical model	86
5.17	Matching of the Gate Current, n-type NS-GAAFET	86
5.18	Matching of the Gate Current, p-type NS-GAAFET	87
6.1	Basic High Frequency equivalent Small Signal circuit for a FET	88
6.2	Admittance (Y) parameters frequency response for the fabricated n-type	
	NS-GAAFET	89
6.3	Admittance (Y) parameters frequency response for the fabricated p-type	
	NS-GAAFET	89
6.4	H_{21} hybrid parameter frequency response for the fabricated n-type NS-	
	GAAFET	90
6.5	H_{21} hybrid parameter frequency response for the fabricated p-type NS-	
	GAAFET	91
6.6	H_{21} hybrid parameter frequency response for the fabricated p-type NS-	
	GAAFET	92
6.7	H_{21} hybrid parameter frequency response for the fabricated n-type NS-	
	GAAFET	92
6.8	Cut-off frequency of the p-type NS-GAAFET versus the relative dielectric	
	permittivity	93
6.9	H_{21} hybrid parameter frequency response for the fabricated p-type NS-	
	GAAFET	94
6.10	Schematic capture of the 5 ports Ring Oscillator.	95
6.11	Waveform of the output of a 5-port Ring Oscillator, relative dielectric per-	
	mittivity sweep	96
6.12	Oscillation frequency of the RO5 versus the relative dielectric permittivity	96

List of Acronyms

ALD Atomic Layer Deposition.

BTBT Band To Band Tunneling.

CMG Common Multi Gate.

CMOS Complementary Metal Oxide Semiconductor.

CMP Chemical Mechanical Polishing.

CPP Contact Poly Pitch.

CSA Charge Sheet Approximation.

CVD Chemical Vapour Deposition.

CY-FET Cylindrical Gate FET.

DG-FET Double Gate FET.

DIBL Drain Induced Barrier Lowering.

EDA Electronic Design Automation.

FET Field Effect Transistor.

FOM Figure Of Merit.

 ${\bf FP}\,$ Fin Pitch.

GAA Gate All Around.

GCA Gradual Channel Approximation.

GIDL Gate Induced Drain Leakage.

IL Interfacial Layer.

IRDS International Roadmap for Devices and Systems.

LER Line Edge Roughness.

LKMC Lattice Kinetic Monte Carlo.

 ${\bf MIG}\,$ Metal Interdiffusion Gate.

 ${\bf NS}\,$ Nano Sheet.

PDE Partial Differential Equation.

 ${\bf PSG}$ Phospo-Silicate Glass.

PTSL Punch Trough Stop Layer.

QC Quantum Confinement.

QG-FET Quadruple Gate FET.

 \mathbf{QME} Quantum Mechanical Effects.

SAC Self Aligned Contact.

 ${\bf SCE}$ Short Channel Effects.

 ${\bf SIT}\,$ Sidewall Image Transfer.

SOI Substrate On Insulator.

SPE Surface Potential Equation.

SPICE Simulator Program with Integrated Circuit Emphasis.

 ${\bf STI}$ Shallow Trench Insulator.

TCAD Technology Computer Aided Design.

TEOS Tetra Ethyl Orto Silicate.

 $\mathbf{TG}\text{-}\mathbf{FET}$ Triple Gate FET.

VLSI Very Large Scale Integration.

Chapter 1 Introduction

1.1 Multi-Gate FETs, GAA-FETs, and Stacked FETs

During these last years, society has deeply experienced in first person the progressive integration of CMOS technology. The term integration means that the number of the basic building blocks of the Integrated Circuits (ICs, or chips) the transistor, is increasing over the years.

This was predicted in 1975 by Robert Moore in his famous Moore laws, which concern the number of transistors per unit area (their density), which is increasing as a function of time and die size, while the gate length of those devices is decreasing in time (during the years). Starting from 1971, superseding the so-called TTL technology based on BJT devices, the MOS system has been, due to various features, the fundamental paradigm that designers had utilized to comply with the scaling principles until recent days.

Today MOS technology is, in fact, a well-established and well-known process, due to the number of studies and research done on it over a quite long time. [1]

Nevertheless, during the scaling process, technologists have encountered several non-ideal effects such as the Subthreshold Currents and the Short Channel Effects (SCEs) which have worsened the electrical behavior of the device, making the gate lose control of the channel. Some of the intrinsic parameters of the device, such as the threshold voltage V_{th} do not scale and therefore are difficult to control. Hence, to combat those spurious effects, new devices have been introduced and proposed over the years. In particular, the classical 2D MOS (also called planar) process for MOSFETs was abandoned by the main foundries in 2014 (in the 14-nm technological node) in favor of a 3D process, allowing for a new device called FinFET, since the silicon was modeled in a fin shape. This novel 3D technology was tried to be as compatible as possible with the previous planar process to save money and equipment. [2]



Figure 1.1. Fin-FET device, bird's eye, and cross-section views.

FinFET 3D technology is used nowadays at the industrial level but an evolution of the device is needed to proceed with integration, scaling more aggressively while maintaining the control of the channel by the gate as the dimensions (and eventually the supply voltage) of the devices shrink.

This paradigm is often referred to as the More Moore paradigm since the fundamental idea is to go on with scaling the MOS system, but to overcome leakages and Short-Channel effects, using different geometrical arrangements of the devices, exploiting the space as much as possible with the final aim of having gate and fin pitches (and hence logic cells) as small as possible.

In particular, the International Roadmap for Devices and Systems (IRDS) [3] has tried to predict the future trends of the MOS technology, where the CMOS basic idea is still present but it is further developed to comply with the continuous shrinking of the device dimensions (and voltages, depending on the used type of scaling). There are mainly two key ideas reported for the More-Moore paradigm:

- to wrap the silicon with the gate structure, switching from Multi-Gate FETs to Gate-All-Around (GAA) FETs.
- to proceed in the vertical direction, stacking more and more MOS systems.

Regarding the first point, Multi-Gate structures were the object of several studies. 3D processes enable, in fact, the possibility of having structures presenting multiple gates, giving the device several benefits: fewer subthreshold currents are present because only the amount of Silicon needed is used, leading to thin Silicon substrates. Multigate devices also offer an increased ON current, due to the presence of multiple channels and reduced dimension. However, in particular, those devices present reduced SCEs as a result of more

strong electrostatic control by the gates. Those devices can have a single gate electrode that controls multiple channels (common multigate) or more than one gate electrode that controls them separately.

FinFET devices were, in fact, the first example of Multi-Gate devices, having a Double-Gate (DG) structure at the beginning and, subsequently, a Triple-Gate (TG) structure, exploiting the top sidewall to create an additional channel, albeit with a 45° rotated crystal orientation, which presents different mobility and, hence, different transport properties.[4] In the FinFET technological nodes, the possibilities to improve speed were limited only to the increase of the height of the fins H_{fin} (leading to technological problems since a high aspect ratio AR_{fin} is unfeasible from the technological standpoint) or otherwise to increase the number of fins N_{fin} , making also bigger, hence the device area(footprint). For these reasons, researchers have tried new geometries.[5]



Figure 1.2. NanoWire FET with rectangular cross-section, Fin-FET device, bird's eye and cross-section views.

Starting from the Double-Gate Fin-FET and, then, with the Triple Gate Fin-FET idea of wrapping the silicon has been further extended to all the silicon faces, obtaining the previously mentioned GAAFETs, where the Silicon semiconductor is completely wrapped by the gate structure. GAA-FETs, in particular, may have two different shapes: the Cylindrical FET (CY-FET) which presents a cylindrical shape, and the Quadruple Gate FET (QG-FET), which instead has a rectangular section. Firstly, cylindrical cross-section structures have been tried, but it has been demonstrated that this particular geometrical configuration presents poorer electrical performances that have worse ON and subthreshold behavior compared to rectangular cross-section structures[6]. Rounded corners (hence a more "cylindrical" behavior) are considered a demerit figure in the rectangular crosssection stacked GAA-FET, degrading the device performance. [7]



Figure 1.3. Stacked NanoWire FETs with rectangular cross-section, stacking of 4 Quadruple Gate (QG) devices

Regarding the second point, the idea of using the vertical direction was already started to be done in the FinFET nodes, by switching from planar devices to 3D ones. Nowadays this idea can be, in fact, further extended to comply with the Moore law by continuing to exploit the vertical direction by vertically stacking MOS structures using, for example, self-aligned processes, to minimize the gate pitch and scale the logic cells dimensions[8] and the interconnects lengths, resulting in reduced signal delays, increasing the devices speed and performance and the density of the devices for the same footprint. In this framework, novel devices have been presented but have not yet been studied in depth by researchers, such as Forksheet or Complementary FET devices (CFETs). [9]

1.2 NS-GAAFETs



Figure 1.4. NanoSheet(NS) GAA-FET, bird's eye and cross-section views.

Issues regarding speed and performance have been tried to be solved, at this point, by keeping the rectangular cross-section but, this time, increasing the width W_{NS} of the Silicon rectangular wires forming, hence, a stacking of NanoSheets which are wider sheets of silicon (Stacked NanoSheet FET) instead of the narrower wires, to increase the ON current, as it is possible to see in figure 1.5, where a comparison of the previous FinFET with the novel GAA geometries has been done.[10]

Moreover, the process steps for the NS-GAAFET are quite similar to the previous technological nodes, allowing compatibility of the new node with the previous ones. Only a few different process steps for the NS-GAAFET are, in fact, different or modified to the previous MOS devices.

The NS-GAAFET presents, anyway, a slightly worse OFF-state behavior, but this can be accepted by the increasing of the ON current due to this novel geometry with increased width, and hence an increase of the operating speed (and frequency) of the device is obtained, as it is possible to observe in table 1.2. [10]

This trade-off between the speed (ON current) and the power consumption (OFF current) of the device is a key point at design time. However, compared to its predecessors (such as FinFETs), NS-GAAFET allows for more design flexibility, having additional degrees of freedom that can be exploited in device design, such as the width of the NanoSheet W_{NS} or T_{NS} . As an example, by decreasing the thickness of the NanoSheets a better subthreshold behavior can be found, albeit with a slight reduction of the ON current and, most importantly, the appearance of quantum effects since for very low thicknesses



Figure 1.5. Comparison of the trans-characteristic of a single FinFET, NW-FET, and NS-FET, adapted from [10].

the NanoSheet may start behaving as a Quantum Well, causing unwanted effects such as threshold voltage shift and equivalent oxide thickness increase due to the charge centroid shift. [7]

Another parameter that gives an additional degree of freedom that can be designed is the number of nanosheets N_{NS} . For an increasing number of NanoSheets, the resistance decreases but the rate of decrease becomes slower since the carrier paths of the bottom NanoSheets become longer, making it necessary for the designer to find an optimal value of N_{NS} , which usually stands on around 3 (or even 2) stacked NanoSheets [11]. Moreover, even if the subthreshold behavior is worse than in more narrow devices the NS-GAAFET is more robust to SCE since its subthreshold behavior is less sensitive to gate length L_G scaling. [12]

Comparison of FinFET, single Nanowire, and Nanosheet devices, adapted from [10]				
FoM	FinFET	NWFET	NSFET	
$V_{th}[V]$	0.158	0.164	0.176	
$SS[\frac{mV}{dec}]$	77	66	74	
$I_{OFF}[\frac{nA}{\mu m}]$	7	3	5.7	
$I_{ON}^{<110>}[\frac{\mu A}{\mu m}]$	612	568	699	
I _{ratio}	$8.743 \cdot 10^4$	$1.89 \cdot 10^{5}$	$1.22\cdot 10^5$	

It is possible to notice that the ON current refers to the $\langle 110 \rangle$ direction since this particular crystal direction is the usually preferred channel direction, due to its more favorable properties if compared to other possible orientations of the Silicon lattice. [13]

1.3 Thesis Objectives

The main objective of the thesis is to match the physics-based simulations of a device obtained after a simulation of the process fabrication with a compact model based on the BSIM-CMG 110.00. The accurate details of the physical behavior should be caught as much as possible by the compact model, to make the latter as much as possible consistent with the higher level one, but the model should also be fast enough to be run by a SPICE simulator considering the device model in a circuital environment, having hence multiple devices connected one to another in different ways to be simulated at the same time. An open-source model for circuit simulation that is fast enough but also compliant with the higher physical levels simulations, such as the TCAD-based ones or even the Atomisticbased ones, is missing. The BSIM-CMG 110.0 model was originally conceived, in fact, only for Quadruple Gate (QG) FETs, while the cited version can also model a stacking of QG-FETs can be seen as a stacking of wide QG-FETs. A slightly different version of the original model [14], the BSIM-CMG-NS has been used, a variation of the original model that provides modifications to take into account the different geometry of the stacked NS-GAAFET [15]. Validations from higher-level simulators are needed to more accurately take into account the physical effects.

Moreover, AC simulations were performed to analyze the frequency behavior of the device and to investigate the impact of the choice of different materials for both main and inner spacers. Both device-level and circuit-level simulations have been done, analyzing the behavior of the cut-off frequency of the single device and the oscillation frequency of a ring oscillator topology.

1.4 Thesis Structure

This work has been structured as follows.

In this first chapter, an introduction to the topic studied in this thesis is given.

In the second chapter, an overview of the BSIM-CMG compact model and on Cadence Virtuoso suite has been provided.

In the third chapter, an overview of the Synopsis Sentaurus platform and the used tools have been provided.

In the fourth chapter, a process simulation has been performed using the Sentaurus SProcess tool, simulating the process fabrication of an n-type NS-GAAFET and a p-type NS-GAAFET using retrieved parameters from an actual experimental process. Subsequently, device-level simulations have been performed, comparing the derived electrical FOMs with the real process.

In the fifth chapter, matching the device-level simulations with the BSIM-CMG-NS model has been done by modifying the original BSIM-CMG-NS compact model.

In the sixth chapter, AC simulations have been performed in both simulators, analyzing the cut-off frequency

In the seventh chapter, final considerations and conclusions have been made.

Moreover, in the appendix at the bottom it is possible to find the Sentaurus scripts used in the thesis work and the modified compact model ones. Introduction

Chapter 2

BSIM-CMG Compact Model Overview



Figure 2.1. BSIM Core Model and Submodels

Electronic Design Automation (EDA) programs like, for example, SPICE (Simulator Program with Integrated Circuits Emphasis) based circuit simulators rely on the so-called compact (or behavioral) models of devices to be inserted in the circuit schematic entries. Compact models are mathematical models describing the behavior of a device (usually a transistor or another nonlinear device) in a way as concise as possible to be run by the simulator without too much computational burden and convergence issues, but achieving a certain amount of precision, at the same time, to be compliant with the evolution and to the increasing complexity of the device's physics due to scaling. Compact models are usually implemented in a programming or description language such as C or Verilog-A. A more deep and detailed analysis of the physical behavior of the device can be done by using physics-based models or atomic ones, which are, anyway, more computationally expensive, hence a trade-off between the two models, between the accuracy of the physical effects modeling and the computational speed, is needed.

The Berkeley Short-Channel IGFET (Insulated Gate FET) BSIM Model is a well-established model done by the Berkeley University of California, written in Verilog-A. It is one of the first models to be considered an industry standard by the CMC (Compact Model Council), even if many other device-behavior models such as the PSP, the Hi-Sim, the MEXTRAM, or the EKV-EPFL exist. The first BSIM compact model was created in 1980, and it was initially tailored for the available 2D technology but, then, it was uploaded several times due to the changing of the technology.

One of the latest releases of this model was the so-called BSIM Common Multi-Gate (BSIM-CMG, started in 2006), which is tailored for new Multi Gate devices such as the Double Gate (DG), Triple Gate (TG), and Quadruple Gate (QG) Field Effect Transistors. BSIM-CMG consists of a core model that solves the Surface Potential Equation (SPE), the equation that provides a link between the inner potential of the channel, the surface potential V_s , and the outer potential of the channel, the gate potential (which is usually called the bulk in the 2D system, while multiple gates have a source-referred system).

The solution by the core model of the SPE relies on the Gradual Channel Approximation (also called Long Channel Approximation) to solve the quasi-electrostatic Poisson equation, while the transport modeling is done with the well-known Drift-Diffusion model, using the Boltzmann statistics for the inversion charge and considering only the majority carriers for each n-type or p-type device, neglecting the minority ones [16] [17].

The Gradual Channel Approximation, in particular, considers only the transversal component of the Electric field (the component across the channel), neglecting the longitudinal one, the component along the channel). This approximation has led to the insurgence of the previously mentioned Short Channel Effects, which were observed empirically during scaling, in particular the reduction of the gate length L_g , and which were not into the equations' account. The core model of the BSIM-CMG can be augmented by adding other sub-models describing various phenomena to provide a better estimation of the device behavior in a circuit, in particular for shorter gate-length devices. Effects that were secondary for previous nodes' devices (having bigger dimensions) become, in fact, more relevant with scaling; hence corrections have to be included in the BSIM model, and this was done by using the sub-models. It is possible to add, for example:

- SCEs (DIBL, Vth roll-off)
- Quantum Mechanical Effects (QMEs) such as Quantum Confinement or Gate tunneling Current.
- Poly-Depletion Effects (change in threshold voltage due to an additional depletion region in the Poly-Si).
- Parasitic resistances (contact, spreading, extension).
- Parasitic capacitances (friction, overlap, substrate).
- Mobility degradation at low and high Electric Fields.
- Temperature and Self-Heating Effect (SHE).
- Impact Ionization.
- Channel Length Modulation (λ) .
- GIDL/GISL (a parasitic channel due to Band-to-Band tunneling)
- Noise models (thermal, shot, flicker).

2.1 BSIM-CMG Core Model



Figure 2.2. Double Gate (DG) FET Schematic Cross Section, adapted from [18]

The core model used in the BSIM-CMG is based on a solution of the 2D Poisson Equation for a Double Gate Structure 2.3.

The unknown of the Poisson equation is the electrostatic potential, which is proportional to the Energy of the Energy Bands diagram, The net charge density causes, in fact, a bending in the Energy Bands diagram, leading to a variation in the curvature (second derivative) of the potential.

It is possible to solve the 2D Poisson equation both in cartesian and cylindrical coordinates, by considering as invariant the third dimension and, hence, solving for the cross-section. Moreover, by using the Gradual (or Long) Channel Approximation (GCA) it is possible to neglect the contribution of the longitudinal electric field, considering only the transverse component: [17]

$$\frac{\partial^2 \varphi(x, y)}{\partial x^2} = \mathcal{E}_x >> \mathcal{E}_y = \frac{\partial^2 \varphi(x, y)}{\partial y^2}$$

We get:

$$\frac{\partial^2 \varphi}{\partial x^2} = \frac{q}{\epsilon_{ch}} \left(n_i e^{\frac{\varphi(x,y) - \varphi_B - \varphi_{ch}(y)}{Vt}} + N_{ch} \right)$$

Where $\varphi(x, y)$ is the electrostatic potential, $\varphi_{ch}(x, y)$ is the channel potential, representing the overall inner voltage drop from source to drain, $\varphi_B(x, y) = V_t \cdot ln\left(\frac{N_A}{n_i}\right)$ is the bulk potential and N_{ch} is the channel doping, $V_t = \frac{k_B T}{q}$ the thermal voltage at 300K, n_i the intrinsic carrier density in undoped Silicon, N_A the doping of the substrate (for an n-type device, opposite for the complementary one).

A peculiar feature of the BSIM-CMG model is that the electrostatic potential can be written using a perturbational approach, decoupling the effect of the mobile inversion carriers and the ionized dopants in a linear superposition effect, neglecting the mutual dependence. The channel doping acts, hence, as a perturbation on the electrostatic potential .[18] It is therefore possible to separate these two components into two different equations:

$$\varphi(x,y) = \varphi_{inv}(x,y) + \varphi_{dop}(x,y)$$

$$\frac{\partial^2 \varphi_{inv}(x,y)}{\partial x^2} = \frac{qn_i}{\epsilon_{ch}} e^{\frac{\varphi(x,y) - \varphi_B - \varphi_{ch}(y)}{V_t}}$$

$$\frac{\partial^2 \varphi_{dop}(x,y)}{\partial x^2} = \frac{qN_{ch}}{\epsilon_{ch}}$$

It is also possible to exploit the geometrical symmetry of a DG-FET since the vertical component of the electric field is null ($\mathcal{E}_x(x=0)=0$) at the mid-fin position (x=0). By integrating the two components of the electrostatic potential we obtain:

$$\varphi_{inv}(x,y) = \varphi_0(y) - 2V_t ln \left[\cos\left(\sqrt{\frac{q}{2\varepsilon_{ch}V_t}} \frac{ni^2}{N_{ch}} e^{\frac{\varphi_0(y) - \varphi_{ch}(y)}{V_t}} \frac{x}{2}\right) \right]$$
$$\varphi_{dop}(x,y) = \frac{qN_{ch}}{\epsilon_{ch}} \frac{x^2}{2}$$

We can consider at this point the surface potential; hence:

$$V_s(y) = \varphi_{inv}(-T_{fin}/2, y) + \varphi_{dop}(-T_{fin}/2, y)$$

By integrating the Poisson equation we can retrieve the transversal surface electric field, in the vertical direction (across the channel):

$$\mathcal{E}_{xs} = \sqrt{\frac{2qn_i}{\varepsilon_{ch}}} \left[V_t \left(e^{\frac{V_s(y)}{V_t}} - e^{\frac{\varphi_0(y)}{V_t}} \right) e^{\frac{-\varphi_B - \varphi_{ch}(y)}{V_t}} + e^{\frac{\varphi_B}{V_t}} \left(V_s(y) - \varphi_0(y) \right) \right]$$

Poisson equation is not manageable for full integration, since the electrostatic potential $\varphi(x, y)$ (referred to as the intrinsic Fermi energy E_{Fi}) and the electron concentration n(x, y) have mutual dependencies, thus they need to be solved self-consistently.

Hence, using Gauss's law and applying Boundary Conditions (BC) at the interface, it is possible to derive the SPE, $Q_S = \mp \epsilon_{ch} \mathcal{E}_{xs}$ to obtain the variation of the mobile charge relative to the gate voltage (charge control law): [18]

$$V_g - V_{fb} = V_s(y) + V_{ins} = V_s + \frac{Q_S}{C_{ins}} = V_s(y) - \frac{\epsilon_{ch} \mathcal{E}_{xs}}{C_{ins}}$$

Where V_g is the gate potential, V_{fb} is the flat-band potential, V_s is the surface potential, ϵ_{ch} is the channel dielectric constant.

Applying a change of variable:

$$\beta = \sqrt{\frac{q}{2\epsilon_{ch}V_t} \frac{n_i^2}{N_{ch}} e^{\frac{\varphi_0 - \varphi_{ch}}{V_t}}} \left(\frac{T_{fin}}{2}\right)$$

It is possible, then, to obtain the compact form for the SPE valid for the Double Gate structure: [18]

$$f(\beta) = \ln(\beta) - \ln(\cos(\beta)) - \frac{Vg - V_{fb} - \varphi_{ch}}{2V_t} + \ln\left(\frac{2}{T_{fin}}\sqrt{\frac{2\epsilon_{ch}V_tN_{ch}}{qn_i^2}}\right) +$$

$$\frac{2\epsilon_{ch}}{T_{fin}C_{ins}} \sqrt{\beta^2 \left(\frac{e^{\frac{\varphi_{dop}\left(x=\frac{T_{fin}}{2}\right)}{V_t}}}{\cos^2(\beta)} - 1\right)} + \frac{\varphi_{dop}\left(x=\frac{T_{fin}}{2}\right)}{V_t^2} \left[\varphi_{dop}\left(x=\frac{T_{fin}}{2}\right) - 2V_t ln\left(\cos(\beta)\right)\right]$$

The final aim of a generic MOS system analysis is the calculation of the drain to source current. We need, hence, to include two transport equations for the two complementary mobile carriers, electrons and holes.

The most simple transport model is the Drift-Diffusion model (DD model), for which: [18]

$$J_n = -q\mu_n(T)n\frac{\partial\varphi_{ch}}{\partial y}$$
$$J_p = q\mu_p(T)p\frac{\partial\varphi_{ch}}{\partial y}$$

For an n-type FET (opposite sign yields for complementary device):

$$I_d(y) = \oint_{xz} J_n \ d\Sigma = -q\mu(T) \frac{\partial \varphi_{ch}}{\partial y} \int_0^W \int n(x) \partial z = \mu(T) W Q_{inv}$$

Where μ_n is the low field mobility and the total inversion charge is:

$$Q_{inv} = -\int_0^{+\infty} n(x)\partial x$$

Integrating the current along the channel to eliminate the longitudinal dependence we get the following: [18]

$$\int_{0}^{L} I_{d}(y) dy = I_{d}L = \mu(T)W \int_{0}^{L} Q_{inv}(\varphi_{ch}) \frac{\partial \varphi_{ch}}{\partial y} \partial y$$
$$I_{d} = \frac{W}{L} \mu(T) \int_{\varphi_{ch,S}}^{\varphi_{ch,D}} Q_{inv}(\varphi_{ch}) \partial \varphi_{ch}$$

By differentiating:

$$I_d = \frac{W}{L}\mu(T) \int_{Q_{inv,d}}^{Q_{inv,s}} Q_{inv} \left(\frac{d\varphi_{ch}}{dQ_{inv}}\right) dQ_{inv}$$

Where the inversion charges $Q_{inv,d}$ and $Q_{inv,s}$ at source and drain are derived by solving the 2D SPE in the auxiliary variable β , finding the surface potentials both at the source and at the drain end:

$$V_{S,source} = V_s(y = 0)$$
$$V_{S,drain} = V_s(y = L)$$
$$Q_{inv,d} = C_{ox} (V_g - V_{fb} - V_S, d) - Q_{dop}$$
$$Q_{inv,s} = C_{ox} (V_g - V_{fb} - V_S, s) - Q_{dop}$$

By approximating the inversion charge with:

$$Q_{inv}(y) = \sqrt{2qn_i \varepsilon_{ch} V_t} e^{\frac{\varphi_s(y) - \varphi_B - V_{ch}(y)}{2V_t}} \sqrt{\frac{Q_{inv}(y)}{Q_{inv}(y) + Q_0}}$$

Where $Q_0 = Q_{bulk} + 5 \frac{\epsilon_{fin}}{T_{fin}}$. We obtain the final drain current:

$$I_{d} = \frac{W}{L}\mu(T) \cdot \left[\frac{Q_{inv,s}^{2} - Q_{inv,d}^{2}}{2C_{ox}} + 2V_{t}\left(Q_{inv,s} - Q_{inv,d}\right) - V_{t}Q_{0}\ln\left(\frac{Q_{0} + Q_{inv,s}}{Q_{0} + Q_{inv,d}}\right)\right]$$

The core model of the BSIM-CMG model can solve the SPE for two different cross sections: the rectangular and the cylindrical one, corresponding to solving the SPE in cartesian and cylindrical coordinates but, afterward, a unified charge model has been proposed to have a model which is independent on the cross-section of the device [18] by generalizing the SPE to this Unified FinFET charge control relation :

$$v_g - v_0 - v_{ch} = -\ln(-q_m) + \ln\left(\frac{q_t^2}{e^{q_t} - q_t - 1}\right) - q_m$$

It is possible to observe that the first logarithmic term is relevant in depletion, the second logarithmic term is important in weak inversion and the last linear term is relevant in strong inversion.

Here voltages are normalized concerning the thermal one and charges are normalized concerning thermal voltage and insulator capacitance. In particular, v_g is the normalized gate potential, q_m is the normalized inversion charge and q_t is the normalized total semiconductor charge:

$$q_t = (q_m + q_{depl}) \frac{A_{fin}C_{ins}}{\epsilon_{ch}W^2} = (q_m + q_{depl}) r_N$$

Which is the sum of the mobile inversion charge q_m and the depletion charge contribution q_{depl} . The constant term is, instead, depending on the doping of the channel N_{ch} , the flat band potential, the channel area A_{ch} , and the normalized depletion charge q_{depl} :

$$v_0 = v_{fb} - q_{depl} + ln\left(\frac{2qn_i^2 A_{ch}}{V_t C_{ins} N_{ch}}\right)$$

It is possible to obtain the drain current i_d by employing the Charge Sheet Approximation (CSA). CSA is a further approximation employed in most of the Surface Potential based compact model, in particular in this approximation the inversion charge is considered a delta Dirac distribution, a very thin sheet of charge having an infinitesimal thickness at the Si / SiO₂, hence neglecting its potential drop while considering only the depletion region one. The drain current can finally be obtained by difference:

$$i_d = \left[\frac{q_m^2}{2} - 2q_m - q_H \cdot ln\left(1 - \frac{q_m}{q_H}\right)\right] \Big|_{Q_{ms}}^{Q_{md}}$$

Where $q_H = \frac{1}{r_N} - q_{depl}$ and where i_d is normalized to the gate length, the low field mobility, and the insulator capacitance. It is possible to notice that the first term is important in the saturation conditions (quadratic function of the inversion charge), the second term is important in the triode conditions (linear) and the last term is important in sub-threshold (logarithmic).

It is important to notice that if the inversion channel charge q_m has a thickness comparable to the one of the depletion q_{depl} the CSA is not valid anymore since the potential drop can be no more negligible. Moreover, the Quantum Confinement effect enlarges the effective thickness of the inversion layer (charge centroid) worsening the approximation.

2.2 BSIM-CMG Submodule for Quantum Confinement



Figure 2.3. Energy subbands $E_{sub,i}$ formation due to Geometrical Confinement causing the threshold voltage shift ΔV_{th} , adapted from [19]

Multigate FETs which are scaled in the nanometric dimensions may present several Quantum Mechanical Effects (QMEs) such as Quantum Confinement, Gate Tunneling, or Bandto-Band Tunneling (BTBT).

The Quantum Confinement (QC) effect, in particular, refers to the phenomenon where some properties of the free carriers change if they are confined to a very small space. In particular, this effect can be found if carriers are confined into a material having a thickness on a scale comparable to the electron wavelength weighted, in the Silicon lattice, by the effective mass (considering an average one since Silicon is an anisotropic material). This particular wavelength is called De Broglie wavelength, which roughly is:

$$\lambda_B = \sqrt{\frac{4\pi^2\hbar}{3m_{eff}k_BT}} \tilde{=} 10 \text{ nm}$$

Thus, for devices having one or more geometrical parameters (such as the width or the thickness) below the De Broglie wavelength, it is possible to have non-negligible quantum effects such as the QC phenomenon.

Quantum confined carriers have quantized energies, behaving, for example, like electromagnetic waves confined in a waveguide, in which continuous values of energies are forbidden since their characteristic wave constant can only assume integer values. To have a complete solution to the QC problem we need to know the exact position, in the Energy domain, of the Subband Energies E_i , which can be solved rigorously by the Schrödinger equation by retrieving the bound states of the system, but the solution can be cumbersome and computationally expensive, hence in usual behavioral models as in the physical ones corrections in the model are applied to take into account the quantum effects.



Figure 2.4. Gate Capacitance C_{GATE} versus Gate Voltage V_{GS} with quantum confinement model, T_{NS} and W_{NS} sweep, adapted from [7]. It is possible to notice the formation of secondary peaks due to the formation of subband energies for decreasing geometric values.

It is possible to have, in particular, two different forms of QC: geometrical confinement and electrical confinement. Geometrical confinement is not dependent on bias but on the structure: for a very thin thickness of the fin or of the Nanosheets it is possible to notice an upper threshold voltage shift. Decreasing the thickness of the Fin or Nanosheet T_{NS} , the Energy value of the subband energies increases E_i and, consequently, the threshold voltage shift increases: due to QC more band bending and, hence, higher surface potential is required to have the same inversion charge density as in the deterministic model.

In the BSIM-CMG model, a correction on the surface potential is done to take into account the QC-induced ΔV_{th} . The first two subband energies are taken into account and two different effective masses are considered:

$$E_0 = \frac{\hbar \pi^2}{2m_{eff} \cdot TFIN^2}$$
$$E_1 = 4E_0$$

Where the effective masses used are the standard values of longitudinal and transverse ones for Si:

$$m_l = 0.916 \cdot m_e$$
$$m_t = 0.190 \cdot m_e$$

Where the electron mass is:

$$m_e = 9.1 \cdot 10^{-31} Kg$$

By considering a factor:

$$\gamma = 1 + e^{\frac{E_0 - E_1}{k_B T}} + \frac{g'm'_d}{gm_d} \cdot \left[e^{\frac{E_0 - E'_0}{k_B T}} + e^{\frac{E_0 - E'_1}{k_B T}} \right]$$

Where g = 2 and g = 4 are prefactor constants taking into account the 2 and 4-fold valley degeneracy. The corrective factor for the threshold voltage shift is:

$$\Delta V_{th,QM} = QMFACTOR_i \cdot \left[\frac{E_0}{q} - \frac{k_BT}{q}ln\left(\frac{g \cdot m_d}{\pi\hbar^2 N_c} \cdot \frac{k_BT}{TFIN}\gamma\right)\right]$$

Where the parameter $QMFACTOR_i$ is a prefactor/switch to activate the correction. It is possible to observe that the subband energies depend on the inverse square of the thickness of the fin.[20]





Figure 2.5. Electron density distribution on the vertical direction, electrical confinement causes electrons to be far away from the interface, planar MOS device.



Electron Density distribution across the channel, DG-FET Electrical Quantum Confinement effect, V_{GS} sweep

Figure 2.6. Electron density distribution in the vertical direction for a DG-FET, gate voltage sweep, adapted from [21]

The electrical confinement, instead, is a bias-dependent phenomenon due to QC, stemming from the inversion caused by the applied gate voltage, which in turn causes band bending. Electrical confinement causes a shift of the centroid charge depending on the applied gate voltage. Due to this effect, the mobile carrier population gets distant from the Silicon/Insulator interface due to the wavefunction distribution of allowed states, making the inversion charge more difficult to control. The inversion charge can, hence, be almost null at the interface for high gate voltages or for very thin Fins/Nanosheets, hence the charge could be located almost at the mid fin, enabling the so-called bulk inversion effect.[22]. Anyway, as the gate voltage increases the carrier density tends to move towards the Si / SiO₂ interface [21]. In the BSIM-CMG the electrical confinement is taken into account by a bias-dependent charge centroid shift parameter T_{cen}

$$T_{cen} = \frac{T_{cen0}}{1 + \frac{q_{ia} + ETAQM \cdot q_{ba}}{QMO}}$$

where ETAQM is the body-charge coefficient for charge centroid shift and QMO is a normalization parameter for charge centroid shift in inversion. It is possible to observe that the bias dependence in the centroid thickness shift is present due to a link with average inversion and bulk normalized charges computed by solving the SPE at Source and Drain and, subsequently averaging the two:

$$q_{ia} = \frac{q_{is} + q_{id}}{2}$$
$$q_{ba} = q_{bs} = q \cdot NBODY_i \frac{ACH}{CINS}$$

Moreover, Quantum Confinement causes a reduction of the effective width of the Multigate device. This effect is controlled by the QMTCENIVi and the QMTCENCVi quasiswitch parameters respectively for the I-V and the C-V characteristics. In particular, for the QG-FET the effective width is modified as follows:

$$W_{eff} = W_{eff0} - 8 \ QMTCENIVi \cdot T_{cen}$$
$$W_{eff,CV} = W_{eff0,CV} - 8 \ QMTCENCVi \cdot T_{cer}$$

Where the multiplicative factor 8 is due to the presence of four channels in the effective width.

Moreover, the centroid charge shift by QC operates a modification of the effective oxide capacitance C_{ox} of the device, for $V_g > V f b$:

$$C_{ox,eff,QM} = \frac{3.9\epsilon_0}{TOXP\frac{3.9}{EPSROX} + T_{cen} \cdot \frac{QMTCENCVi}{\epsilon_{ratio}}}$$

Where TOXP is the thickness of the physical oxide, EPSROX is the relative dielectric constant of the gate insulator and the parameters of the BSIM-CMG model. It is possible to observe that the effective capacitance may have an increased thickness depending on the centroid thickness parameter if activated by the QMTCENCVi switch parameter. Quantum Confinement effects are revisable in the gate capacitance plots 2.4 where the subband energies can be observed as different bumps at different voltages in the $C_g(V_g)$ characteristic.

2.3 BSIM-CMG Submodule for Direct Gate Tunneling Current



Figure 2.7. Gate Tunneling,

The BSIM-CMG model allows us to consider another relevant Quantum Effect, which is the Gate Tunneling or gate leakage current. In modern devices the gate dielectric stack has reached atomistic dimensions of few atomic lattices, causing a leakage effect attributable to the direct tunneling of carriers from the metal to the channel.

In direct tunneling carriers have insufficient energy to overcome a potential energy barrier classically (thermionic effect) but in quantum mechanics, the carriers present wave-like properties allowing them to tunnel through the barrier. The probability of tunneling depends exponentially on both the width and height of the barrier, and the impinging energy of the electrons. This effect macroscopically consists of an unwanted flow of electrons through the gate insulator layers of the device, due to the small thicknesses of the insulator materials themselves. Hence the gate current I_g becomes non-zero, while usually MOS-based devices exhibit a null I_g , impacting in particular the subthreshold behavior increasing, hence, the OFF state current and the power dissipation and lowering the threshold voltage.

BSIM-CMG, in particular, makes a distinction in gate tunneling current modeling equations between the bulk and the SOI case: in the bulk case, the gate current flows from the gate to the substrate, while for SOI devices the gate current flows mostly into the source since it has lower potential.



Figure 2.8. Fowler-Nordheim Gate Tunneling, direct tunneling is induced by a strong band banding (applied electric field).

The BSIM-CMG model uses the same model employed for the BSIM-4 one, which is based on a Fowler-Nordheim tunneling model, which is a direct tunneling that is enabled by high Electric Fields instead of the insulator thickness. [18]

Moreover, it uses a reference nominal gate oxide thickness for the gate tunneling model equal to TOXREF = 1.2 nm and uses the relative oxide thickness ratio normalized to the latter reference parameter:

$$T_{ox,ratio} = \frac{1}{TOXG^2} \cdot \left(\frac{TOXREF}{TOXG}\right)^{NTOX_i}$$

For a bulk substrate in inversion, the gate to substrate-current is:

$$I_{gb,inv} = W_{eff0} L_{eff} T_{ox,ratio} V_{ge} V_{aux,igbinv} \cdot I_{gtemp} \cdot NFIN_{tot} \cdot e^{-B \cdot TOXG \cdot (AIGBINV(T) - BIGBINV_i \cdot q_{ia}) \cdot (1 + CIGBINV_i \cdot q_{ia})}$$

Where A,B, AIGBINV and BIGBINV are constant parameters, V_{ge} is the gate to the substrate voltage, $V_{aux,igbinv}$ is an auxiliary voltage:

$$V_{aux,igbinv} = NIGBINV_i \cdot V_t \cdot ln\left(1 + e^{\left(\frac{q_{ta} - EIGBINV}{NIGBINV \cdot Vt}\right)}\right)$$
2.4 BSIM-CMG Submodule for GIDL/GISL and Impact Ionization



Figure 2.9. Band diagram showing BTBT and TAT phenomena causing GIDL/GIDL effect $\left[23\right]$

Another effect taken into account by an independent submodel of BSIM-CMG and which can be ascribed to Quantum Mechanical phenomena is the Gate Induced Drain Leakage (GIDL), or similarly the Gate Induced Source Leakage (GISL). This spurious effect consists of a parasitic current flow from the drain to the source caused by quantum mechanical phenomena, in particular, the Trap-Assisted Tunneling (TAT) and the Band-To-Band Tunneling (BTBT) effects occurring in the overlap region between the Drain and Source regions with the Gate, due to the unwanted lateral diffusion of dopants in this particular region. This parasitic current is particularly harmful to the OFF-state current, causing a dramatic increase in the leakage OFF-state current. BTB tunneling, in particular, is a Quantum Mechanical process where carriers can gain enough energy to tunnel the valence band E_v being promoted to the conduction band E_c , or vice versa. In TAT, also called phonon-assisted BTB tunnel, carriers can tunnel by exploiting spurious trap levels E_{trap} which can be present due to defects impurities, or other imperfections due to the fabrication process. Trap Assisted Tunneling, in particular, is the main actor in the GIDL/GISL phenomena at low electric fields (and hence for low power devices) [23].

The GIDL/GISL phenomena are very significant at high drain voltages V_{ds} , smaller gate lengths (can be considered SCEs), and thinner gate oxide, since the electric field increases.

Moreover, it is more relevant for decreasing temperature, since the generation rate increases The model implemented in the BSIM-CMG for GIDL adds a further component to the subthreshold current:

$$I_{GIDL} = T0 \cdot \frac{V_{se}^3}{CGIDL_i + V_{se}^3}$$

$$T0 = AGDL_i \cdot W_{eff0} \cdot \left(\frac{Vds - Vgs - EGIDL_i + V_{fbsd}}{\epsilon_{ratio} \cdot EOT}\right)^{PIGDL_i} \cdot e^{-\frac{\epsilon_{ratio} \cdot EOT \cdot BGIDL(T)}{V_{ds} - Vgs - EGIDL_i + V_{fbsd}} \cdot NFIN_{total}}$$

Where AGIDL is the pre-exponential coefficient for GIDL, BGIDL is the exponential coefficient for GIDL, CGIDL is the parameter for body bias effect for GIDL, EGIDL is the band bending parameter for GIDL The same calculations and considerations, albeit with different parameters, apply to GISL.

Impact ionization can be considered a Coulomb scattering phenomenon where, due to an applied electric field, carriers gain sufficient kinetic energy to impact violently the atoms of the lattice and ionize them, generating additional electron-hole pairs.^[24]

BSIM-CMG model utilizes two models to emulate the impact ionization model, one for the bulk and one for the SOI substrate-based devices. [24] In particular for a bulk substrate:

$$I_{ii} = \frac{ALPHA0(T) + ALPHA1(T) \cdot L_{eff}}{L_{eff}} \left(V_{ds} - V_{ds,eff} \right) \cdot e^{\frac{BETA0(T)}{V_{ds} - V_{ds,eff}}} \cdot I_{ds}$$

Where ALPHA1 is a scaling length-dependent term, BETA0 is a Vds-dependent parameter of Iii and V_{ds} is the effective drain-source voltage.

2.5 BSIM-CMG Submodule for Mobility Degradation and Velocity Saturation



Figure 2.10. Influence of Acoustical Phonons and Surface Roughness Scattering on Mobility, adapted from [25]

Degradation of carrier mobility in the Multigate FETs can be divided into two main parts: low-field and high-field, having two separate submodels taking into account their effects. In particular, at low field, we have three main scattering events, which depend on the transverse component of the Electric field and the Surface potential (hence the region of operation): Coulomb scattering at weak inversion, Acoustical Phonon scattering at mid-inversion, and Surface Roughness scattering (SRS) at strong inversion. These three scattering phenomena are taken into account by the "Low field mobility degradation" submodel of BSIM-CMG, which modifies the effective mobility μ_{eff} parameter, introducing a degradation term. [26]

In particular, Coulomb scattering is a phenomenon related to the interaction between free carriers due to electromagnetic mutual interactions that cause deflections in the particle trajectories. Remote Coulomb scattering, in particular, it's an interaction of the free carriers on the channel with the trapped charge at the SiO_2/Hi -K material interface which limits the low field mobility, due to the presence of additional dipoles and charged defects at this interface due to the different chemical properties of the two amorphous materials.[27]

Acoustic Phonon scattering is a phenomenon related to the motion of the atoms in the crystal lattice, depending on the translational symmetry of the crystal, associated with the propagation of mechanical wa2es (such as sound pressure waves) and the propagation of heat (it is related to thermal conductivity). Since the amount of energy of the intravalley

acoustical phonon is relatively low, this scattering is considered elastic, hence the energy and the momentum are conserved.

Surface Roughness scattering is a phenomenon related to the imperfections and defects in the Si/SiO_2 interface causing particles to deviate trajectories. Fluctuation and uncertainty in this interface are considered anyway, in the process variations such as Line Edge Roughness (LER). Due to this, the mobility near the interface is, in fact, lower than the bulk mobility. [28]



Figure 2.11. Influence of Optical Phonons in the trans-characteristic of a single NS-FET, adapted from [29]

Otherwise, at a high lateral field, the field dependence on the longitudinal component of the field and the dependence on the gate length becomes relevant. High-field effects can be considered SCEs since they depend on the channel length.

The main scattering mechanism acting is the Optical Phonon Scattering, which presents a higher energy than the previous ones, causing the velocity of the carriers to saturate. In this case, the BSIM-CMG submodel taking into account this effect degrades directly the drain-to-source current I_{ds} . Optical Phonon Scattering is an interaction between free carriers and high-frequency lattice vibrations in crystalline materials, mostly inelastic processes. The mobility degradation is described in the BSIM-CMG environment, for bulk devices, as:

$$D_{mob} = 1 + (UA(T) + UC(T) \cdot V_{eseff}) \cdot (E_{effa})^{EU} + \frac{UD(T)}{\left(\frac{1}{2} \cdot \left(1 + \frac{q_i s}{E - \frac{2}{C_{ox}}}\right)\right)^{UCS(T)}}$$

Where E_{effa} is the Source-Drain average effective Electric field:

$$E_{effa} = 10^{-8} \cdot \left(\frac{q_{ba} + \eta q_{ia}}{\epsilon_{ratio} EOT}\right)$$

The parameter U0 is the low field mobility, the parameters UA and EU are acoustical phonon/surface roughness scattering parameters, UCS is the columbic scattering parameter, and UC is the bulk coefficient for mobility.

For high field mobility instead, having velocity saturation, the degradation is in terms of current: 2VSATI = D

$$E_{sat} = \frac{2VSATI_a \cdot D_{mob}}{\mu_0(T)}$$
$$D_{vsat} = \frac{1 + \left(\delta_{vsat} + \left(\frac{\Delta q_i}{E_{sat}L_{eff}}\right)^{PSAT(L)}\right)^{\frac{1}{PSAT(L)}}}{1 + (\delta_{vsat})^{\frac{1}{PSAT(L)}}} + \frac{1}{2} \cdot PTWG_a \cdot q_{ia} \cdot \Delta q_i$$

A similar calculation has been done also to take into account mobility degradation in the capacitance model. Some devices present a mild velocity saturation effect, hence some empirical parameters have been introduced in the BSIM-CMG model to fit this physical effect:

$$D_{vsat,NON} = D_{vsat} \cdot N_{sat} = D_{vsat} \frac{1 + \sqrt{1 + T0}}{2}$$

Where:

$$T0 = max \left[\left(A1(T) + \frac{A2(T)}{q_{ia} + 2nV_t} \right) \cdot \Delta q_i^2 - 1 \right]$$

Where A1 and A2 are fitting parameters to be tuned.

2.6 Cadence Virtuoso Suite



Figure 2.12. Basic scheme of Cadence Virtuoso suite

Cadence Virtuoso is an EDA (Electronic Design Automation) suite, and it is used for the design and verification of semiconductor devices and integrated circuits. Analog, digital, and mixed-mode simulations can be performed on it. It contains several tools (common in many SPICE-like EDAs) such as the Schematic Editor, which is a graphical interface used to draw circuit schematics, and the Layout Editor, which instead, allows the design of the physical layout of the IC (place and route), a Design Rule Checker (DRC), which ensures that there are no inconsistencies between the schematic entries and the physical design coming from the layout, the Physical Verification tool to consider process variations and an Extraction tool to extract parasitic elements from a circuit or a layout.

The main tool for circuit analysis which is usually employed in Cadence Virtuoso is the Simulation Environment called Analog Design Environment (ADE, also called Analog Artist) which has a collection of optimized circuit simulators (SPICE-based) used to analyze and validate previously built circuits, where Simulation Program with Integrated Circuit Emphasis (SPICE) simulators are a particular class of general-purpose circuit simulators created by Berkeley University and used to model the behavior of electronic circuits before the physical implementation.

In SPICE simulations some inputs need to be provided, such as the netlist, which is a textual description of an electronic circuit that defines the circuit topology, the initial conditions, a stimulus to the system, if needed by the simulation, and the models that synthesize the behavior of the various devices and components present in the circuit, allowing DC (static), AC (phase/frequency domain), and transient (time domain) analysis of circuits. In particular, there are two main types of components in circuit simulations,



Figure 2.13. Inputs in a SPICE circuit simulator

passive devices (resistors, capacitors) which behave linearly, and active devices (transistors, diodes), which require a specific model to mimic their behavior, the compact model, which should be designed taking into account both the accuracy and complexity of the device physics but also the further complexity that the latter adds to the simulation. Moreover, in active device models, some user-definable parameters are added to be swept to check their impact on the overall system.

SPICE simulators, usually, solve equations based on the Kirchoff Current Law (KCL) for each node of the circuit and the Kirchoff Voltage Law (KVL) for each loop of the circuit by using matrix-based approaches and numerical methods like, for example, the Newton-Rhapson one. The KCL is solved by the algorithm by introducing a voltage variable (measured to a reference one) and identifying the nodes. Non-reference nodes have a fixed potential, such as ground. Subsequently, the nodal equations are transferred into a matrix formulation, solved by using numerical techniques such as the LU factorization and the Newton-Rhapson method, which are necessary if nonlinear devices (such as transistors, diodes, and so on) are present as components of the circuit. Then, once the nodal voltages are known, the SPICE simulator calculates the respective branch currents. For passive elements, SPICE uses the voltages obtained from nodal analysis and checks if the voltages across elements satisfy KVL when summed around the loops in the circuit, while for active elements SPICE utilizes their respective models and equations to ensure KVL holds in the branches involving these components. [30]

In the ADE environment, several optimized SPICE simulators are present, such as Ultra-Sim, Orcad PSpice, AMS, Synopsis HSpice, and the Cadence Spectre simulator. Cadence Spectre, in particular (which is the one used in the circuital simulations of this thesis) is an optimized SPICE circuit simulator with ameliorated convergence and speed by acting on some parameters of the SPICE algorithm itself [31]. But, most importantly, the Spectre simulator allows the use of compact models written in Verilog-A (or C language) as inputs to mimic and simulate non-linear devices (such as the NS-GAAFET transistor) and circuits made with those devices as building blocks.

Chapter 3

Sentaurus TCAD Platform Overview

3.1 SProcess Tool

The TCAD simulators (Technology Computer-Aided Design) are EDA (Electronic Design Automation) software that are used in the physics-based analysis and the design of electronic devices, such as Synopsis Sentaurus, Silvaco, or Global TCAD Solutions (GTS). Those simulators are employed to simulate and model several aspects of various devices, such as the fabrication processes or the electrical performances.

In particular, regarding the device fabrication, Sentaurus SProcess is a Sentaurus Tool that is specifically focused on process simulations, providing models or methods to mimic the various fabrication steps, allowing the simulation and optimization of technological process steps such as epitaxy, annealing, ion implantation, thermal oxidation, etching, deposition, and many others, and it can be used both for planar and 3D fabrication process steps. In summary, SProcess can be used to study how different process parameters affect the final characteristics and FOM of a device, using various mathematical models or algorithms to simulate the fabrication steps.



Figure 3.1. Ion Implantation process

As an example, ion implantation is a process step where impurities are accelerated and launched to be inserted into semiconductors. The dopant distribution due to the implantations and the damage they cause to the semiconductor lattice can be treated by SProcess with analytic functions or a Monte Carlo (MC) method. In the analytical models, a distribution function is chosen to simulate the spatial distribution of the ions depending on the ionic element, the energy of the implantation, dose, tilt, and rotation angles. The distribution function used, such as the Gaussian one, is described by statistical moments, where the first is the projected range (an expectation value of the arrival of the impurities): [32]

$$R_p = \int_{-\infty}^{\infty} x \cdot f(x) \cdot dx$$

The higher-order statistical moments such as variance, skewness, and kurtosis are calculated as:

$$m_i = \int_{-\infty}^{\infty} (x - R_p)^i \cdot f(x) \cdot dx$$

Hence, a simple Gaussian distribution can be used:

$$f_{gauss}(x) = \frac{1}{\sqrt{2\pi\sigma}} e^{-\frac{(x-Rp)}{2\sigma^2}}$$

More advanced distribution functions for the ion implantation such as the Pearson functions can be used, but also atomistic simulations such as the Kinetic Monte Carlo (KMC), which employs the binary collision approximation (a heuristic model assuming elastic collisions) and which could be used to improve the simulation accuracy. Furthermore, to calculate damages in the lattice structure, the Hobler model is used, relying on a basic Gaussian distribution corrected with exponential tails which depend on the lightness or the heaviness of the implanted ion. [33]



Figure 3.2. Diffusion process

The diffusion process, instead, is a thermal process used to activate and redistribute dopants or to recrystallize a damaged lattice in Solid Phase Epitaxial Regrowth (SPER). Moreover, in Sprocess, the diffuse command is also used to simulate material growth processes such as epitaxial growth or oxidizing growth such as dry or wet oxidation processes. Diffusion could be modeled generally as a system of PDE describing the transport of dopants and the conservation of the dose (continuous diffusion).

In particular, the diffusion current density with its continuity equation reads:

$$\frac{\partial A^c}{\partial t} = -\nabla \cdot J_{A^c} + R_{A^c}^{trans} + R_{A^c}^{react}$$
$$J_{A^c} = -d_{A^c} \left(\frac{n}{n_i}\right)^{-c} \nabla \left(A^c \left(\frac{n}{n_i}\right)^c\right)$$

Where A^c is the specie of charge c, d the diffusivity, $R_{A^c}^{trans}$ is a recombination term which can be tuned by choosing a specific transport model and $R_{A^c}^{trans}$ is a chemical reaction term which transforms a specie into another one.

For very small dopant doses or device dimensions, it is also possible to use an atomistic or quasi-atomistic process model such as the Kinetic Monte Carlo (KMC) instead of the continuum diffusion, which is also a more spontaneous way of considering process variability since it considers the atomical interaction of dopants leading to defects and impurities using more accurate statistical approaches.

KMC is considered, anyway, a quasi-atomistic model since it ignores the lattice atoms, which are, instead, considered in the Lattice Kinetic Monte Carlo (LKMC), which is a fully atomistic Monte Carlo modeling of diffusion, epitaxial growth, or SPER. LKMC may also be used for epitaxial deposition simulations, instead of standard epitaxy, and considers, in fact, the interaction of Silane SiH₄ gas atoms with the Si lattice atoms of the substrate.



Figure 3.3. Generic Photo-Lithographic process

To define the device's geometric structure etching and deposition processes are simulated by SProcess. It is possible in fact to mimic photolithographic processes by defining masks and photoresist layers (negative and positive ones) allowing to limit the deposition or etching process to a specific spatial window of the device.

Various types of etching and deposition could be used. Regarding etching, the ones used in this thesis are isotropic, anisotropic (along the vertical direction, as in reactive ion etching), and Chemical-Mechanical Polishing (CMP), etching a specified material up to a vertical coordinate). Moreover, for those materials that are directly exposed to the ambient at that current process step, it is possible to remove them using the strip command, which removes the selected material. Similar types exist for the deposition: isotropic, anisotropic (has a preferential direction), and fill (fills the structure with a specified material up to a vertical coordinate).

It is also possible to mimic the Line Edge Roughness (LER), which is a statistical fluctuation in photo-lithographic processes, can be modeled as a random noise from the power of a Gaussian, having a standard deviation Δ and a correlation length Λ :

Autocorrelation
$$(f_{random}) = \Delta^2 \sqrt{\pi} \Lambda e^{\frac{-x^2}{\Lambda^2}}$$

3.2 NS-GAAFET process steps



Figure 3.4. Main process steps for the fabrication of a stacked NS-GAAFET, as described in [34].

The technological process for the NS-GAAFETs presents several nodes that are similar to the previous 3D technological nodes, the FinFET ones. This aspect is very useful since allows process compatibility between these two devices. Nevertheless, some of the process steps are peculiar to the NS-GAAFET fabrication itself.

In particular, the considered process flow is the following (taking as reference the steps from [34] and depicted in the TEM photographs):

(a) As a first step the Si/SiGe Superlattice growth is done. An epitaxial growth of a Si/SiGe SuperLattice on a Silicon substrate, involving the growth of alternating layers of Silicon (Si) and Germanium (Ge), avoiding the presence of lattice defects (point or dislocations) and controlling the thickness of the layers and their composition (molar fraction). During the epitaxial growth, it is possible to choose, in fact, the thickness of the Si layers and hence the NanoSheet one T_{NS} , and the thickness of

the SiGe epitaxial layers, which is instead the spacing T_{sp} between the NanoSheets. The molar fraction of the $Si_{1-x}Ge_x$ sacrificial layers has been chosen to optimize the stress along the channel, increasing the mobility, to an optimal value of $x_{mol} = 0.3$, growing hence a $Si_{0.7}Ge_{0.3}$ SuperLattice. [35] The most used orientation for the main surface of the NanoSheet superlattice is the one parallel to the substrate, the (100)orientation with the sidewall channels on (110), since it shows better electrical properties [36], albeit causing a considerable mobility mismatch between the complementary devices. In the Fin-FET case, instead, Silicon fins were oriented perpendicularly to the substrate orientation, hence on the (110) plane. In the (100) case it happens that the mobility of the electrons is larger if compared to the mobility of the holes, thus obtaining a higher current for n-type devices, but the sensitivity of the hole mobility $\frac{\partial \mu_p}{\partial \epsilon_{strain}}$ relatively to the strain is increased [37]. The transport direction remained, instead, unchanged to the <110> one from the FinFet to the NS-GAAFET devices. [38] Moreover, in real processes, the probability of the presence of defects in the periodicity of the lattice, such as point defects (1D), dislocations, and grains (2D) or volume defects (3D) in the lattice structure is non-null. Point defects can be of various types, such as vacancies, self-interstitial, substitutions(like doping), or interstitial. In particular, in the growth of a SuperLattice, the diffusion of different atoms (Ge in the Si layer or vice versa) causes interstitial or substitutional defects.

- (b) The main Fin,made of the stacked Si layers and the sacrificial SiGe ones, the Side-wall Image Transfer process step is used (as in the FinFET process): dry thermal oxidation is firstly done upon the stacked epitaxial Superlattice to form an oxide layer, then a thick layer of Silicon Nitride Si₃N₄ (hard mask) and a thick layer of Amorphous Silicon (mandrel), are deposited using a Chemical Vapour Deposition (CVD). Then an anisotropic etching is performed on the mandrel using a negative photoresist mask, to allow for the creation using the hard mask as an etch stop layer. Subsequently, the oxide spacers are fabricated on top of the hard mask and the side of the mandrel using the classical spacer fabrication method: a CVD of the spacer oxide, then an anisotropic etching, and, lastly, an isotropic over-etch to eliminate the residuals on top of the mandrel.
- (c) Afterwards, the mandrel layer is etched, being at this point of no use. Subsequently, the hard mask and the bottom oxide are etched, allowing the patterning of the SuperLattice fin with an additional anisotropic etching of the SuperLattice Si/SiGe. During this process step the width of the NanoSheets W_{NS} can be chosen by modulating the width of the spacer itself. The latter can be changed by a different deposition of the Spacer Oxide or by a different anisotropic etching, which causes a different thickness of the spacer which patterns the stacked fin. At this point, to provide isolation to neighboring devices and avoid parasitic channels the Shallow Trench Isolation (STI) technique is done: as a first step, a shallow etching is done to create the wanted trenches, which are subsequently filled by a CVD of TetraEthyl OrthoSilicate (TEOS) material, an organic insulator with properties similar to the ones of SiO₂. Lastly, an anisotropic etching to remove unwanted TEOS is done, and a CMP to planarize the structure (create a planar surface at the top of the device). The design of the TEOS layers determines, in particular, the Fin Pitch FP, which

is the spacing between two different Si / SiGe superlattices.

For bulk devices, additional implantations are needed to avoid parasitic channels at the bottom of the device by creating an additional energy barrier to block the extension of the depletion regions. This implantation is called the Punch-Through Stop Layer (PTSL), located on the Silicon below the stacked channels and between two insulating trenches. This additional implantation is not needed for SOI substrates, which are fabricated to provide isolation to the substrate, but instead are more technologically expensive than bulk ones.

- (d) At this point, the Dummy Gate fabrication is done, which is a placeholder structure for the actual gate made of High-K dielectric and metal gate stacks: a CVD of PolySilicon is performed, and then the unnecessary one is etched by using a negative mask and a photoresist layer. Then, the Source/Drain Extensions (or Lightly Doped Drain, LDD) implantation is done. Those implantations are located beyond the source and drain regions of the transistor, close to the channel region. The S/D Extensions allow to limit the longitudinal electric field and hence the influence of the junctions to the channel, reducing SCEs. Moreover, the device gains in reliability, since S/D extensions prevent hot carrier injection from the channel into the oxide layer, forming a trapped charge which modifies the threshold voltage. After the S/D extension implantation, to activate the dopants and smoothen the doping profile, thermal diffusion is done.
- (e) To protect the S/D extensions implants from the successive ones and provide isolation to the gate contact from the Source/Drain ones the oxide walls and the spacers, are respectively fabricated: a masked anisotropic etching of the oxide layer deposited on the dummy gate and a partial etch back of the SiGe "dummy" sheets is performed to create the inner spacers, which are additional spacers (peculiar of the NS-GAAFET structure) inserted to prevent short circuits between the Source/Drain and the metals of the gate stack. Subsequently, an oxide layer is deposited to fill the void and form the oxide walls, and then a CMP is performed to planarize the device. The same step, although with a different mask, is done with a different material, silicon nitride Si₃N₄ to form the main and inner spacers. Then, for gate protection purposes, a deposition on it of SiOCN is done using a mask and anisotropically etching the unused part. Subsequently, an etching of the exposed Silicon sheets is done to substitute them with the new Source and Drain.
- (f) At this point is possible to grow new Source/Drain structures with Silicon or by using a different material that acts as a stressor, introducing longitudinal strain in the channel to boost the mobility, improving the overall speed of the device. In this process, simulation stressors are used, in particular, Silicon Carbide SiC for n-type devices that provide tensile stress because the SiC lattice constant is lower than the Si constant $d_{SiC} = 0.534nm$ and silicon germanium for the p-type that provides compressive stress since the SiGe lattice constant is greater than the Si constant $d_{SiGe} = 0.566nm$. Moreover, the Source and Drain are raised (Raised S/D), as in standard 2D and 3D technology, being taller than the substrate to avoid as much as possible the formation of a pn junction of S/D structures with the channel, which

has opposite doping, albeit low.

The Source Drain epitaxy can be modeled by the simulator by employing a Lattice Kinetic Monte Carlo (LKMC), which is an algorithm emulating the epitaxial growth in an atomistic and statistical way, taking into account the presence of lattice defects or other imperfections and considering the atomistic interaction between the Silane gas molecules (SiH₄) and the Silicon lattice. [32] After their epitaxy doping is provided to the novel Source / Drain structures. In particular, the S/D are doped with a masked Ion Implantation and, subsequently, the SAlicitation (Self Aligned Silicidation) technique is applied: a layer of Titanium Ti is deposited only in the Source/Drain regions, and then a chemical reaction is activated through a high-temperature annealing process to favor the formation of the Silicon-Titanium compound, Titanium SilicideTiSi. [39].

The first Inter-Layer Dielectric 0 (ILD 0) of the fabrication is done at this point to planarize the device: a CVD of PhosphoSilicate Glass (PSG) (a fluid amorphous silicate) and a successive CMP planarization is performed. Moreover, the interlayer dielectric allows the separation of the Front End of the Line (FEOL) to the Middle End of the Line (MEOL), in particular the first metal layer M0 interconnections.

- (g) The Dummy Gate removal and the Selective etching of SiGe (Channel Release) process steps are done at this point: an etching of the PolySilicon dummy gate is performed to allow the High-k Metal Gate technological steps (HKMG) and, subsequently, an etching of the dummy gate oxide is done to expose the Si/SiGe Superlattice. The remaining part of the SiGe which was not etched during the partial etch back done before is now completely etched by using different chemical or mechanical methods. The latte process should have a high selectivity, avoiding consuming the pure Silicon NanoSheets, that could be rounded or damaged. The more the molar fraction and, hence, the percentage of Germanium in the dummy sheets, the faster and more selective this process step is. [40]
- (h) At this point the SiO_2 Interfacial Layer (IL) is fabricated: a thin buffer layer made of Oxide is deposited to smooth down the lattice mismatch of the silicon sheet and the high-k insulator to reduce defects in the lattice and mechanical stresses. A successive etching is done using the negative gate mask.

After the Interfacial Layer the High-k dielectric layer is then deposited: an atomic layer deposition (ALD) is performed to have a very thin layer of HfO_2 , which has a very high relative permittivity to increase the control of the channel by the gate. The use of high-k dielectrics allows for a thicker physical dielectric layer while maintaining the same channel control (gate capacitance) value instead of a thinner standard gate dielectric made in SiO₂. This is done to limit the direct Gate tunneling phenomena which may happen due to the thin layer of the dielectric stack but also due to the high electric field (Fowler-Nordheim).

After high K deposition, the metal stack follows, with the Metal Interdiffusion Gate (MIG) technology, which is a series of thin layer depositions to have the right threshold tuning for both p-type and n-type devices, since the flat band voltage V_{FB} depends on the metal work function $q\Phi_M$ respectively, needing a low gap metal such as titanium and a high gap metal such as Nickel or Aluminum. Firstly a deposition

of a thin TiN Titanium nitride (TiN) is applied to n- and p-type devices to modify the threshold voltage, and then a deposition of TaN Tantalum Nitride was used to be used as an Etch Stop Layer, to avoid the diffusion of the Aluminum, which will be further deposited. At this point another layer of TiN is done for the threshold tuning of the p-type device, hence the layer is etched by using a mask on the n-type device. Then deposition of TiAl is done for the adjustment of the threshold of the ntype device: the Aluminum will diffuse until the Hi-K dielectric in the n-type device, while in the p-type it will be blocked by the TaN layer. Afterward, the deposition of the contact metal, Tungsten (which is a midgap metal), follows: the void that has been caused by the dummy gate etching is filled with Tungsten material W, which is a very low resistivity material, providing good gate contact and hence low contact resistivity).

(i) To avoid short circuits between the Gate and the S/D contacts the Self Aligned Contact (SAC) technology is performed at this point [41]: a partial etch back of the tungsten filler is done to have a slight recess of the gate and a successive deposition of Silicon Nitride Si₃N₄ on the contact is done to protect the gate and etched using CMP to create the usual planar surface. Subsequently, the Source and Drain contacts are fabricated by an anisotropic etching using a mask that removes the PSG only in the region of interest and, then, a filler deposition of the tungsten contact with a successive CMP to planarize. This process step is crucial for yield enhancement, and it was a key enabling process step for many ICs.

Lastly, all the contacts have been defined to run the Physical Simulator of the TCAD. After having done the FEOL, hence the transistor itself, successive layers of Inter-Layer Dielectric (ILD) and metal layers can be deposited to form the circuits (cells) and the various routings that are present to connect the various cells and blocks of the IC, using various techniques such as the Lift-Off or the Damascene ones. This part is not strictly related to the device fabrication.

3.3 SDevice Tool



Figure 3.5. Atomistic, Physics-based and Compact Models overview

TCAD simulators allow the simulation of several devices by employing physics-based simulations, which are representations based on quite accurate and complex mathematical models, describing in detail the intrinsic behavior of the device physics. Only atomistic models, based on a more rigorous quantum-mechanical treatment, may reach a further degree of precision in the physical description. Atomistic simulators may employ ab initio methods, which rely only on quantum mechanics-based equations without using experimental data or parameters, hence predicting the properties of the given material from scratch. An example of an ab initio method is the Density Functional Theory (DFT), which can be used with different basis sets, such as the Linear Combination of Atomic Orbitals (LCAO) basis or the Plane Wave one.

Nevertheless, the computational burden of the ab initio methods could be unacceptable especially for bigger and more complex structures having many atoms, hence simpler atomistic simulators may employ different algorithms such as semi-empirical models or force field-based ones, which, instead, are less general since they employ different approximation such as the deterministic Newtonian physics ones. Physics-based models, such as Sentaurus Sdevice, solve electrostatic and transport properties to analyze the static distribution of potential and electric field in a device being at thermal equilibrium, and the motion of the carriers if an external force is applied, outside of equilibrium. In particular, the electrostatic problem is solved by Maxwell's equation, which in the quasi-static (slow varying) approximation becomes the Poisson equation which, starting from a net charge distribution ρ finds the electrostatic potential ϕ . The transport problem instead provides the current at the terminal of the device. The most used model used for transport is the Drift-Diffusion (DD) set of equations, which consists of two continuity equations and the Poisson equation:

$$\begin{cases} \frac{\partial n}{\partial t} = \frac{1}{q} \frac{\partial J_n}{\partial x} - U_n \\ \frac{\partial p}{\partial t} = -\frac{1}{q} \frac{\partial J_p}{\partial x} - U_p \\ Jn = n\mu_n \frac{\partial E_{Fn}}{\partial x} \\ Jp = p\mu_p \frac{\partial E_{Fp}}{\partial x} \\ \nabla^2 \varphi = \frac{\rho}{\epsilon} \end{cases}$$

Other simulators may employ more accurate (albeit computationally heavier) transport models, called semiclassical, usually based on the Boltzmann Transport Equation (BTE). BTE, in particular, is an energy conservation PDE that describes the statistical behavior of one or a system of particles outside of equilibrium, giving the probability of finding a particle having a certain velocity in a given spatial position, but still using Newton's deterministic mechanics. The BTE can be solved directly by using various ways such as Monte Carlo simulations, or it can have an approximate solution expanding the solution into statistical moments (such as mean or variance) which give further information such as carrier distribution, current density or average energy (Method of the Moments). Moreover, by truncating the expansion up to a certain moment it is possible to select the desired accuracy of the model. This is a more general framework since the Drift Diffusion model itself can be seen, in fact, as a Method of the Moments of order 0, while transport models employing higher order moments are usually referred to as the Hydrodynamic Model (HD) and the Energy Balance (EB) one, allowing to incorporate more abrupt changes in the potential and other features. To solve the Poisson equation, which is a Partial Differential Equation (PDE), TCAD solvers such as Sentaurus SDevice provide firstly a discretization of the domain to be simulated, for example using the Finite Element Method (FEM). In particular, the FEM classical formulation uses a set of basis functions such as Lagrange Interpolant Polynomials (of order 0) allowing the transformation of the differential equations, in which the unknowns are functions, into an algebraic problem in which, instead, the unknowns are coefficients:

$$\{r\} = [E]\{\varphi\} - [M]\{\rho\}$$

Where the matrices E and M are assembled depending on two adjacent nodes and the mesh length, and r is the vector of the residuals. Subsequently, to solve the nonlinear problem it is possible to employ the classical or the generalized Newton-Rhapson method or similar methods derived from the Newton-Rhapson one (such as the Bank-Rose algorithm) to solve numerically one or a system nonlinear equations f(x) = 0, by using an initial guess and then a first-order Taylor expansion to linearize the system around the initial guess. After having solved the first linearized version of the problem the solution is updated and re-linearized. The size of the system depends on the number of mesh nodes employed in the simulation domain, except for the two points at the edges, which are the Boundary Conditions points and in which the potential should be fixed (null at thermal equilibrium), which are solved with the standard 1D Newton method.

$$\begin{bmatrix} 1 & 0 & \cdots & \cdots & 0\\ \frac{\partial r_1}{\partial \phi_1} & \frac{\partial r_2}{\partial \phi_2} & \frac{\partial r_2}{\partial \phi_3} & \cdots & 0\\ 0 & \frac{\partial r_2}{\partial \phi_1} & \frac{\partial r_2}{\partial \phi_2} & \frac{\partial r_2}{\partial \phi_3} & \cdots & 0\\ 0 & 0 & \ddots & \ddots & \ddots & 0\\ 0 & 0 & 0 & 0 & \cdots & 1 \end{bmatrix} \begin{bmatrix} \Delta \varphi_1^{k+1} \\ \Delta \varphi_2^{k+1} \\ \Delta \varphi_3^{k+1} \\ \vdots \\ \Delta \varphi_N^{k+1} \end{bmatrix} = \begin{bmatrix} 0 \\ r_2^{k+1} \\ r_3^{k+1} \\ \vdots \\ 0 \end{bmatrix}$$

At each step of the Jacobian, the matrix containing the partial derivatives (a tridiagonal matrix since the basis set is not orthogonal) is evaluated, subsequently, the correction in the solution Δx is calculated and, then, the solution is updated for a new iteration, which could be done if the norm of the residual vector is higher than a used define a threshold, otherwise, the algorithm considers the convergence reached and stops.

Moreover, due to the reaching of very small dimensions Quantum Mechanical effects are starting to appear in large-scale devices, hence, for this reason, the TCAD solvers allow the insertion of quantum corrections in the numerical solution of the equation. This could be done by using different models, such as the density gradient [42]. The Density Gradient (DG) is, in fact, a more general transport model concerning the classical drift-diffusion implemented in standard Physical simulators since it allows the incorporation of lowestorder quantum effects such as quantum confinement, direct gate tunneling (gate current phenomena), and band-to-band tunneling (BTBT) and it is usually coupled with the Poisson equation solver. The density gradient occupies an intermediate position between the heuristic quantum corrections (done for fitting purposes) and full descriptions of the quantum mechanical behavior (fully solving Schroedinger equation), and it consists of adding a further dependence of the state equations of electrons and holes on the gradients of their densities, not only on the densities (as in the drift-diffusion). [43] [44]

$$n = N_c F_{1/2} \left(\frac{E_{fn} - Ec - V_n^{DG}}{k_B T} \right)$$
$$p = N_v F_{-1/2} \left(\frac{E_{fp} - Ev - V_p^{DG}}{k_B T} \right)$$

where the effective Bohm-Wigner quantum potentials are, in the Boltzmann approximation: [45]

$$\begin{split} V_n^{DG} &= -\frac{\hbar^2}{8m_{eff,n}} \nabla^2 ln\left(\frac{n}{n_{ref}}\right) \\ V_p^{DG} &= \frac{\hbar^2}{8m_{eff,p}} \nabla^2 ln\left(\frac{p}{p_{ref}}\right) \end{split}$$

3.4 Derived FOM

From the device-level simulations, it is possible to retrieve the Drain Current and hence the output and the trans-characteristic of the device, from which it is possible to directly derive the I_{ON} the I_{OFF} values (and their ratio) and to compute indirectly the most used device FOM such as the sub-threshold swing SS, the threshold voltage V_{th} and the Drain Induced Barrier Lowering DIBL parameter. In particular the SS has been evaluated as the difference of two V_{GS} distant by 2 decades in the sub-threshold regime:

$$SS = \frac{V_{GS,sub1} - V_{GS,sub2}}{2 \ decades}$$

the threshold voltage has been evaluated using the double derivative method, being the maximum of the trans-conductance derivative concerning the gate voltage:

$$V_{th} = max \left(\frac{\partial gm}{\partial V_{GS}}\right) = max \left(\frac{\partial^2 I_D}{\partial V_{GS}^2}\right)$$

Lastly, the DIBL parameter has been evaluated by running an additional simulation, but this time for a low $V_{D,low} = 0.05V = 50mV$, computing the threshold voltage for the latter simulation and by computing the difference of the two obtained threshold voltages:

$$DIBL = \frac{V_{th}^{V_{DD}} - V_{th}^{V_{D,low}}}{V_{DD} - V_{D,low}}$$

Chapter 4

Process and Device-level Simulations

4.1 Process Simulation of the NS-GAAFET

In this section, a process simulation of an NS-GAAFET of both n-type and p-type has been done by using Synopsis SProcess. An actual experimental process has been tried to be emulated with the process simulation, to highlight the differences between the two. The relevant parameters of the NS-GAAFET reported in 4.1, are taken or retrieved from an experimental article [34] from IBM[®], which is a report of one of the first experimental demonstrations of the fabrication of actual NS-GAAFET devices.

In the following, the differences between the process simulation and the actual experimental process have been highlighted and the NS-GAAFET process differences from the FinFET one are also mentioned. Both n and p-type stacked NanoSheet-GAAFET fabrication processes have been simulated. The complementary p-type fabrication is, in fact, very similar to the n-type one but has opposite doping in the various implantations and different channel stressors for the growth of the Source/Drain structures.

Parameters of fabricated NS-GAAFET device						
Parameter	Description Value					
N _{NS}	Number of NanoSheets	3				
W_{NS}	NanoSheets Width	$30\mathrm{nm}$				
T_{NS}	NanoSheets Thickness	$5\mathrm{nm}$				
T_{SP}	Spacing between NanoSheets	10 nm				
L_{ch}	Channel length	12 nm				
$L_{S/D}$	Source/Drain Length	12 nm				
L_{sp}	Spacer Length	6 nm				
CPP	Contact Poly Pitch	48 nm				
L_{STI}	STI Lenght	30 nm				
H_{STI}	STI Height	20 nm				
FP	Fin Pitch	60 nm				
T_{IL}	Interfacial Layer Thickness	1.8 nm				
T_{HfO2}	Hi-K dielectric Thickness	2.56 nm				
EOT	Equivalent Oxide Thickness	0.4 nm				
T_{TiN}	Thickness of the TiN layers	$0.7 \mathrm{nm}$				
T_{TaN}	Thickness of the TaN layer	$0.7 \mathrm{nm}$				
T_{TiAl}	Thickness of the TiAl layer	2nm				
N_{SDE}	Doping of S/D Extensions	10^{17}				
N_{PTSL}	Doping of PTS Layer	10^{17}				
N_{SD}	Doping of Source/Drain	10^{20}				
N _{ch}	Doping of the channel	10^{16}				

The reference parameters are reported in table 4.1, where the Contact Poly Pitch (CPP) is the sum of the channel length L_{CH} and two times the S/D length L_{SD} and the spacer length L_{Spacer} , while the Fin Pitch (FP) is the sum of the NanoSheet Width W_{NS} and the Shallow Trench Insulator width W_{STI} .

Moreover, the doping values are taken from classical simulations, since they were not reported in the article [34].



Figure 4.1. Si /SiGe SuperLattice growth.

The SuperLattice growth has been modeled in the TCAD as a deposition (in figure 4.1) and results match with the TEM photograph (a) of [34] even if experimental processes consist of a Molecular Beam Epitaxy (MBE) or a Low-Pressure Chemical Vapour deposition (LP-CVD). In real processes, the probability of the presence of defects in the periodicity of the lattice, such as point defects (1D), dislocations, and grains (2D) or volume defects (3D) in the lattice structure, is non-null.

Point defects can be of various types, such as vacancies, interstitial, self-interstitial, or substitutional. In particular, in the growth of a SuperLattice, a diffusion of the different atoms may happen (Ge in the Si layer or vice versa) causing interstitial or substitutional defects. All those phenomena could be taken into account by a proper atomistic simulator which can also provide a more accurate computation of the strain due to the lattice mismatch of the two layers.[46]



Figure 4.2. Superlattice Fin patterning by Sidewall Image Transfer(SIT)

The Fin Formation using the SIT (Sidewall Image Transfer), also called Self Aligned Double Patterning (SADP), has been done subsequently. It is possible to see that the process simulation (in figure 4.2) matches the experimental process visible in the (b) figure of [34], where a series of anisotropic etching steps have been done to pattern the SuperLattice to have a fin shape with alternate layers of Si and SiGe. However, the process simulation models the result as a rectangular fin cross-section, while in the experimental process, the actual etching step may cause the fin to have a trapezoidal cross-section, scalloping the exposed top part of the fin, causing a dependence on the fin height in the effective width W_{eff} of the device.



Figure 4.3. STI fabrication and PTSL implantation

At this point, the Shallow Trench Insulation (STI) step has been done (figure 4.3). It is possible to observe that both the process simulation and the experimental process in the TEM photograph (c) of [34] have similar results, even if in the experimental TEM photograph the trenches are deeper in the substrate due to an excessive etching step. Being a bulk device the Punch Through Stop Layer (PTSL) doping has been also done in the process simulation, while this step is not visible in the TEM photograph of the experimental process. Moreover, in the simulation, the PTSL implantations have been done deeply into the substrate since diffusion steps cause the dopants to rise into the channels, which should be as intrinsic as possible to avoid channel mobility degradation. In particular, the Punch Through Stop layer has n-type implantations doped with donors (Phosphorus) while the Source/Drain Extensions (LDD) and the epitaxially grown Source/Drain doping are p-type implantations (Boron). Moreover, the diffusivity constants for donors and acceptors are different, hence the process steps involving thermal processes such as diffusion or annealing need to be re-calibrated to give acceptable results.



Figure 4.4. Dummy gate fabrication and Source/Drain extensions

The Dummy Gate has been fabricated at this stage, followed by the implantation of the Source/Drain (S/D) Extensions. It is possible to see that both the process simulation (in figure 4.4) and the experimental process in [34] (TEM photograph (d)) have analogous results. The dummy gate is fabricated with a deposition and etching of Polysilicon, as in the experiment. The S/D Extensions implantation is, instead, more cumbersome for both the simulation and the experimental process since the doping of the silicon channels is not uniform in both cases since , in fact, the dopant density variability is high and, moreover, increases for taller superlattices. Moreover, for bulk devices, the S/D extension implantation should not reach the bottom of the substrate to avoid the formation of spurious junctions causing leakages.



Figure 4.5. Spacer fabrication and S/D etching

The fabrication of the main spacers and the inner spacers (between the sheets) is done at this point (figure 4.5). To form inner spacers, which prevent short circuits between the S / D and the gate stack, a partial etching of the SiGe layers is done; furthermore, it is possible to see from the TEM photograph (e) of [34] the presence of a SiOCN capping to protect the gate. While in the process simulation, the recess of the SiGe layers is done with an etching having an ideal behavior, in the experimental process in [34] (TEM photograph (e)) it is possible to see an interaction of the etchant medium with the Si channels too, which are slightly recessed and rounded where the etchant has been applied. In the actual process, the selective etching(which can be wet or dry) should be as chemically selective as possible, avoiding the interaction with the silicon layers.[40]. Moreover, in the experiment, the etching step is not perfectly anisotropic, causing the inner spacers to be not ideally squared and all identical to each other, but, instead, presenting concave or convex inner faces.



Figure 4.6. Source/Drain epitaxy, doping, and Silicidation

The growth of new Source and Drain structures has been done at this point (figure 4.6). In the process simulation, an atomistic simulation of the process has been performed using lattice kinetic Monte Carlo (LKMC), as previously discussed, by doing an epitaxial growth of Silicon Carbide SiC as a channel stressor for the n-type and thermal diffusion to crystallize the system. The result of the LKMC has a shape that may resemble the one obtained in the experimental process in TEM photograph (f) of [34], which has a diamond shape, as is possible from the TEM photograph (f) and Figure 16 of [34]. Then, silicidation was done, and in particular, in both the simulation and experiment, the silicide layer was wrapped around the grown Source and Drain to reduce the contact resistance, instead of being present only on the top surface of the source/drain (wrap-around contact).



Figure 4.7. Etching of the SiGe sacrificial layers

The successive process step is the channel release, which is actuated by removing the dummy gate and by doing a selective etching of the sacrificial SiGe layers (figure 4.7). In the process simulation, this step is modeled by doing an etching of the dummy gate and by stripping off the sacrificial layers, while in the experimental process visible in TEM photograph (g) of [34], a selective wet or dry etching is done, similarly to in the partial etch back of the sacrificial layers done for the inner space creation, but this time with an increased dose to completely remove the SiGe. The etchants used for this purpose may, anyway, interact with the channels, causing an unwanted over-etching of Silicon, rounding the NanoSheets. [40]



Figure 4.8. Replaced Metal Gate (RMG). Interfacial layer, Hi-K dielectric, and MIG depositions.

At this point, the Replaced Metal Gate (RMG) series of process steps is done (figure 4.8). In the process simulation, the deposition of the interfacial layer (the oxide buffer layer of the gate), the Hi-K dielectric, and the MIG process have been done. In the experimental process (TEM photograph (h) of [34]) instead, the deposition of very thin layers on the atomic scale has been done using a different technique, Atomic Layer Deposition (ALD), which uses specific chemical processes and reactions to control the precision on the nanometric scale. Moreover, in the experimental process only two metals have been used, one for the n-type device threshold tuning and the other one for the p-metal threshold tuning, as it is possible to see in figure (h) of the article [34].



Figure 4.9. Metal filling and Self-Aligned Contact

Then the void left by the Metal Gate Last technology has been filled with a metal with low resistivity such as Tungsten to form the contact and planarize the device (figure 4.9). Then the Self-Aligned Contact (SAC) technology has been applied to avoid short circuits between the gate contact and the Source/Drain ones. In the experimental process, in TEM photograph (i) of [34], a similar result has been obtained.



Figure 4.10. Contact definition for the simulations

Lastly, in the process simulation, a sharper mesh (for the successive electrical simulations) has been created and contacts have been defined (figure 4.10). The bottom part of the substrate has been neglected by cutting off it to reduce the computational burden of the device-level simulations.

4.2 Physics-Based Simulations

4.2.1 DC Trans-characteristic

After having simulated the fabrication process, physics-based device simulations have been done by using the Synopsis Sdevice tool to simulate the electrical characteristics of the fabricated devices and to observe the inner physical quantities inside the device. Some FOM have been, then, retrieved from the simulations and have been compared with the ones presented by the experimental article [34], in particular the ON/OFF current ratio (or Current Extinction Ratio), the Subthreshold Swing (SS) and the Drain Induced Barrier Lowering (DIBL) parameters. The trans-characteristics obtained for the n-type are shown in figure 4.11.



Figure 4.11. Fabricated n-type NS-GAAFET trans-characteristic, linear and logarithmic scale

Moreover, the exact value of the current for the trans-characteristic of the experimental process was not available (for commercial reasons), hence a comparison between the two was done with the normalized trans-characteristic. In particular, the normalization value was chosen to be the ON current, as done by the experimental simulations in the article [34].



Figure 4.12. Comparison of the trans-characteristic of n-type NS-GAAFET (normalized to the ON current) of the experimental process [34] and the Sentaurus process simulation.

From figure 4.12 it can be visible that there is a slight mismatch between the two, due to the various effects present in the real process which have been discussed in the previous section. Results of the simulation and main FOMs are reported in table 4.13. The FOMs have been compared with the ones declared in the article [34].

	I _{ON}	I_{OFF}	I _{ON/OFF}	SS	Vth	DIBL
Simulation	$1.965 \cdot 10^{-5}A$	$6.263 \cdot 10^{-10}A$	$3.137 \cdot 10^{4}$	$84.2 \frac{mV}{dec}$	0.405V	$38.4\frac{mV}{V}$
Experimental	NDR	NDR	$1.95 \cdot 10^{4}$	$83\frac{mV}{dec}$	0.4V	$30\frac{mV}{V}$

Table 4.1. n-type NS-GAAFET electrical parameters and FOM, simulation vs experiment

It is possible to observe that the value of the I_{ON} and I_{OFF} ratio obtained with the process simulation is similar to the one obtained in the experimental process, albeit the one in the simulation is slightly better. Also, the Sub-threshold swing obtained in the process simulation is similar to the one obtained in the experimental process. The overall process simulation FOMs are, hence, slightly better than the experimental ones since the latter presents many non-idealities and variations. The only parameter that has a more relevant variation is the DIBL parameter which differs in the two cases. This may depend on the choice of the Source/drain extension doping, which has been arbitrarily chosen in the process simulation since no experimental parameter was given regarding it.



Figure 4.13. Threshold voltage retrieving of the n-type NS-GAAFET for high and low drain voltage V_{DS} using double derivative method

A similar methodology has been used for the p-type device. The device-level simulation of the p-type NS-GAAFET is shown in figure 4.14 and the comparison with the experimental data of the article for the p-type has been reported in figure 4.15.



Figure 4.14. Fabricated p-type NS-GAAFET trans-characteristic, linear and logarithmic scale



Figure 4.15. Fabricated p-type NS-GAAFET trans-characteristics, logarithmic scale

As it is possible to see from figure 4.15 the simulation curve is similar to the experimental data, albeit differing especially around the threshold. The results of the simulation and main FOMs for the p-type NSGAAFET are reported in table 4.2. The FOMs of the p-type NSGAAFET have been also compared with the ones of article [34].

	I_{ON}	I_{OFF}	I _{ON/OFF}	SS	Vth	DIBL
Simulation	$1.965 \cdot 10^{-5} A$	$6.263 \cdot 10^{-10}A$	$6.391 \cdot 10^4$	$91\frac{mV}{dec}$	-0.413V	$27.15 \frac{mV}{V}$
Experiment	NDR	NDR	$5.02 \cdot 10^{4}$	$94\frac{mV}{dec}$	-0.4V	$29\frac{mV}{V}$

Table 4.2. p-type NS-GAAFET electrical parameters and FOM, simulation vs experiment

It is possible to observe from table 4.2 that for the p-type device the value of the I_{ON} and I_{OFF} ratio obtained with the process simulation is similar to the one obtained in the experimental process. Moreover, the value of the Sub-Threshold Swing is similar to the one obtained in the experimental process. Moreover, for the p-type case, the value of the DIBL parameter is similar to the one obtained in the experimental process. It is also observable that the DIBL parameter of the p-type device is smaller than the complementary one. This effect could be due to the mobility difference between the free carriers, the holes being slower in the (100) oriented silicon lattice and, hence, the overall current being lower.


Figure 4.16. Threshold voltage retrieving of the p-type NS-GAAFET for high and low drain voltage V_{DS} using double derivative method

4.2.2 Gate Current

Subsequently, a tunneling model through the Si / SiO₂ interface has been inserted into the physics section of the simulator to estimate the value of the gate current caused by the direct tunneling phenomenon. In particular, the Schenk tunneling model was used. The direct tunneling phenomenon causes a non-null gate current I_G , which can be visible in the following graphs reported 4.17.



Figure 4.17. Fabricated n-type NS-GAAFET gate current considering Direct tunneling



Figure 4.18. Comparison between the drain and the gate current characteristics, n-type NS-GAAFET

As it is possible to observe from figure 4.18 the gate current can be negligible for the ON behavior since the difference in magnitude between the two is significant, but can play a role in the OFF behavior, even if also in this case the gate current can still be negligible (roughly 3 orders of magnitude) if compared to the drain current. A Gate Current FOM can be considered in 4.19, the ratio between the gate current and the drain current.



Figure 4.19. Gate current and Drain current ratio, n-type NS-GAAFET



Figure 4.20. Fabricated p-type NS-GAAFET gate current considering Direct tunneling

Similar considerations can be done for the complementary p-type device, as it can be observable in figure 4.20, while in figure 4.21 the comparison between the gate and the drain current is reported. The gate current and drain current ratio is reported instead in 4.22.



Figure 4.21. Comparison between the drain and the gate current characteristics, p-type NS-GAAFET



Figure 4.22. Gate current and Drain current ratio, p-type NS-GAAFET

Chapter 5

Matching Compact Models with Physical Models

5.1 BSIM-CMG modifications

This section aims to have a match between the physics-based model (used in the previous section) that gives a precise insight into the device physics by solving the Drift-Diffusion set of equations (with proper quantum corrections) with a compact model which was initially conceived for single Multi-Gate devices (BSIM-CMG, by Berkeley University) and then having a first adaptation to the NS-GAAFET FET (BSIM-CMG-NS compact model). The BSIM-CMG-NS compact models were simulated by using the Cadence Virtuoso environment, a SPICE-like simulator tailored for IC design, in particular by using the native Cadence Spectre simulator. The original BSIM-CMG-NS model simulation was, initially, not compliant with the physics-based simulation obtained, having different results, hence some modifications in the code have been done in this part to get close to the higher description model. Having a more accurate compact model can allow for a more precise knowledge of the device's characteristics and also an improved accuracy of the analysis of circuital and topological implementations, such as logical ports or memory cells.

Firstly, the mobility parameter U0 of the BSIM-CMG-NS has been modified by inserting an average mobility parameter. Mobility is a local property that changes at each point of the mesh; hence an average value of it along the channel has been computed for each NanoSheet in the mean mobility parameter U0 of the compact model. Cuts along the NanoSheet channels have been made, as shown in Figure 5.3, and then a further cut was made at the center of it, and subsequently, the mobility along each channel has been averaged into a single value for each sheet.

$$U0_{AV} = \frac{U0_{top} + U0_{mid} + U0_{bottom}}{3}$$
(5.1)

Where $U0_{top}$, $U0_{mid}$, and $U0_{top}$ are the average mobilities for each Nanosheet that have been retrieved from the physics-based simulator results.



Figure 5.1. Electron mobility cuts along the n-type NanoSheet Channels



Figure 5.2. Electron mobility along each of the n-type NS-GAAFET channels, cut along the channel

From figure 5.2 it is possible to observe that the bottom channel is the one that presents less mobility, this is due to the doping dependence of this value, since scattering with

ionized impurities lowers the mobility values. Doping can decrease the value of the contact resistances but its diffusion may cause a reduction in current due to scattering mechanisms.



Figure 5.3. Hole mobility cuts along the p-type NanoSheet Channels



Figure 5.4. Hole mobility along each of the p-type NS-GAAFET channels, cut along the channel

A similar process has been done for p-type devices. Cuts have been made along the NanoSheets and a mean mobility along the channel has been found for each Nanosheet, which has been averaged to a single parameter $U0_{AV}$, which is a mean of the mobilities for each Nanosheet. Moreover, it is possible to notice from the physical simulations that the mobility is lower for holes since we are using (100) oriented Silicon crystals and not (110) as in FinFETs, where the hole mobility was, instead, larger. Then a new equivalent dielectric permittivity constant EPSEQ has been inserted, to take into account the influence of the actual thickness of both the interfacial layer (made of silicon oxide) and the dielectric Hi-K layer, which was previously considered in terms of EOT (Equivalent Oxide thickness) and not in actual thickness, giving a more realistic estimation of the equivalent width WEFF.

$$EPSEQ = \frac{EPS0 \cdot EPSOX \cdot TIL + EPS0 \cdot EPSHK \cdot THK}{THK + TIL}$$
(5.2)

This parameter is inserted into the *Cins* one, the insulator capacitance, which reads:

$$Cins = \frac{WEFF \cdot EPSEQ}{THK + TIL}$$
(5.3)

Moreover, the FECH (Factor for Channel End) parameter was inserted into the computation. This parameter was declared but not used in the BSIM-CMG original code and it considers it is used to consider the effective difference between the (100) oriented bottom and top gates and the (110) side gates, by modifying as a pre-factor the effective width of the device.

$$WEFF_UFCM = Nsh \cdot (2 \cdot WFIN + 2 \cdot FECH \cdot HFIN)$$

$$(5.4)$$

It is also possible to notice that, for 3D devices in particular, channel doping is not constant, especially in the vertical direction, as it is possible to observe in figure 5.5 and 5.6. To consider this effect values of the doping of the channel in the physical simulator have been retrieved by doing cuts along the channel, the values have been, then, averaged and plugged into the compact model by using the following formulation:

$$NBODY_AV = \frac{NBODY_TOP + NBODY_MID + NBODY_BOTTOM}{Nsh}$$
(5.5)

It can be observed that the parameter NBODY is the perturbation parameter in the BSIM-CMG, hence it is usually a rather small quantity. The channel doping should be, in fact, as small as possible to avoid ionized impurities scattering mechanisms that result in a reduction of the carriers' mobility.



Figure 5.5. Net doping cuts along the n-type NanoSheet Channels



Figure 5.6. Net doping cuts along the p-type NanoSheet Channels



Figure 5.7. Doping of the channel along each NanoSheet channel for n-type NS-GAAFET



Figure 5.8. Doping of the channel along each NanoSheet channel for p-type NS-GAAFET

The doping of the Source/Drain is also not constant but varies in the vertical direction, due to process variations or misalignments in the implantation steps. In Figure 5.9 and 5.10 it is possible to observe cuts in the vertical direction in the S/D regions. To consider this effect, a mean value of the doping value for each NanoSheet has been considered in NSD_AV . Cuts inside the SD regions of each NanoSheet have been done and an average value has been calculated for each sheet. Then a further average parameter $N_{SD,av}$ has been inserted in the compact model.

$$NSD_AV = \frac{NSD_TOP + NSD_MID + NSD_BOTTOM}{3}$$
(5.6)



Figure 5.9. Source/Drain doping in the vertical direction, n-type NS-GAAFET



Figure 5.10. Source/Drain doping in the vertical direction, p-type NS-GAAFET

5.2 DC Trans-Characterstics

After model modifications, DC simulations were run inside the SPICE simulator to verify compatibility with device-level simulations. The result can be seen in figure 5.11.



Figure 5.11. Trans-Characteristic of the physics-based model and the modified BSIM-CMG model, n-type NS-GAAFET

As it is possible to observe in figure 5.11, the trans-characteristic matches closely the ON and OFF currents, being useful especially for digital applications, where the two states are codified with the ON and OFF current. The model presents a little uncertainty, anyway, at the middle of the trans-characteristic, especially in the threshold region. Moreover, the absolute and the relative errors between the physics-based simulations and the modified compact model ones have been evaluated, as it is possible to observe in figure 5.12 and figure 5.13.



Figure 5.12. Absolute error, compact model trans-characteristic and physical model trans-characteristic in linear and log scale for n-type NS-GAAFET



Figure 5.13. Relative error in % between the compact model and physical model

It is possible to observe from 5.13 that the maximum relative difference between the two models is near the threshold, amounting to nearly 30 %.

A similar approach regarding the trans-characteristics has been done for the p-type device after the model modifications. As it is possible to observe in figure 5.14 the model matches closely around the ON and OFF state, but it gets a little weaker in the middle of the trans-characteristic.



Figure 5.14. Trans-Characteristic of the physics-based model and the modified BSIM-CMG model, p-type NS-GAAFET



Figure 5.15. Absolute error, compact model trans-characteristic and physical model trans-characteristic in linear and log scale, p-type NS-GAAFET

The absolute and relative errors have been computed similarly for the p-type NS-GAAFET. As it is possible to observe in figures 5.15 and 5.16 also, in this case, the error is less than 40%, being worse, especially near the threshold voltage values.



Figure 5.16. Relative error between the compact model and physical model

5.3 Gate current



Figure 5.17. Matching of the Gate Current, n-type NS-GAAFET



Figure 5.18. Matching of the Gate Current, p-type NS-GAAFET

Afterward, a matching of the Gate current due to the direct gate tunneling has been also tried. As stated in the previous section, the gate current in bulk devices flows mainly from the gate to the bulk, whereas in SOI devices the gate current due to the direct tunneling flows mainly from the gate to the source contact, which presents the lower potential.

The previous modeling for the gate currents relied, in fact, on a model based on the old BSIM-4 expression, having some differences from the physical simulations, and was based on a compound logarithmic and exponential function.

To be more compliant with the simulation obtained by the physics-based simulator a different model based on a compound sinusoidal expression has been used for both the n and p-type devices model, as shown in the following.

$$Ig = c1 \cdot sin(a1 \cdot V_{GS} + b1) + c2 \cdot sin(a2 \cdot V_{GS} + b2) + ...$$

As it is possible to observe from figures 5.17 and 5.18 a slight ambipolar behavior of the gate current is present which was not considered in the previous model is better represented, albeit with little precision.

Chapter 6

AC Simulations

6.1 Device-Level AC Simulations



Figure 6.1. Basic High Frequency equivalent Small Signal circuit for a FET

This section aims to verify the fabricated device's frequency behavior by performing AC simulations inside the physics-based simulator to analyze how the various reactive elements present in the device can hamper its performance. The device's frequency response can be computed through the Small Signal AC Extraction feature of the SDevice simulator, which calculates the admittance (Y) parameters for each frequency step. A basic High-Frequency equivalent Small Signal circuit is shown in Figure 6.1.



Figure 6.2. Admittance (Y) parameters frequency response for the fabricated n-type NS-GAAFET



Figure 6.3. Admittance (Y) parameters frequency response for the fabricated p-type NS-GAAFET

The admittance representation has been used since, starting from it, it can be possible to derive the hybrid (H) parameters, from which it is possible to compute the cut-off frequency of the device. The cut-off frequency of the device is the frequency for which the current transfer function $H_{21} = \frac{I_D}{I_G} = \frac{Y_{21}}{Y_{11}}$ parameter has unitary modulus $H_{21} = 1$, hence the device has a unitary gain. Out of the 4 ports of the device, the useful ones for the computation of the frequency behavior of the device are just the drain (output) and the gate (input) ports, thus 2x2 Admittance matrices have been calculated at each given frequency step by the Small Signal AC simulator embedded in the device-level CAD. It is possible to observe the frequency behavior of the admittance parameters computed by the TCAD, in figures 6.2 and 6.3.

At low frequencies the admittance parameter Y_{21} is constant, meaning that the device is working as a controlled current generator (transistor effect) hence the gate is keeping control of the channel. The output admittance Y_{22} is, instead, due to the output resistance, which presents a constant value at low frequencies, while at higher ones capacitive effects start to be considerable, increasing the admittance value. Similar behavior is reported for the complementary device (p-type) in Figure 6.5.

Moreover, it can be noticeable that, at low frequencies, the Y_{12} admittance modulus tends to a very small value, behaving as an open circuit since the parasitic capacitors behave as open circuits at low frequencies. At high frequencies, instead, the admittances tend to a large value (infinity) since the reactive elements dominate over the memoryless ones. Similar results hold for the complementary p-type device AC small signal analysis in figure 6.3.

The frequency dependence of the hybrid parameter $H_{21}(f)$ is reported in Figures 6.4 and 6.5.



Figure 6.4. H_{21} hybrid parameter frequency response for the fabricated n-type NS-GAAFET



Figure 6.5. H_{21} hybrid parameter frequency response for the fabricated p-type NS-GAAFET

As discussed in the previous sections, for the NS-GAAFET device the additional capacitance contribution due to the presence of the inner spacers can play a certain role, hence it should be reduced to increase the AC performance of the device. For this reason, dielectric permittivities of different materials have been tried to be employed as both inner and main spacers to increase the cutoff frequency, such as the already used SiO₂ and HfO₂ (for comparison), but also a commonly used dielectric material such as Alumina Al_2O_3 and an organic one such as PTFE. In particular, the choice of PTFE (polytetrafluoroethylene, commercially known as Teflon) as the spacer material has been retrieved from [47]. A sweep in the AC simulations at the device level has been carried out to investigate the cut-off frequency sensitivity to the spacers material, as it is possible to observe in figure 6.6 for the n-type device and in figure 6.8 for the complementary one. Moreover, the DC simulations for each device with a different spacer material are almost coincident since only reactive elements are involved, hence the static characteristic of the device remains unvaried.



Figure 6.6. H_{21} hybrid parameter frequency response for the fabricated p-type NS-GAAFET



Figure 6.7. H_{21} hybrid parameter frequency response for the fabricated n-type NS-GAAFET

Cutoff Frequencies for different spacers material, n-type NS-GAAFET			
Material	ϵ_r	f_{cut} [GHz]	
PTFE	2	6037	
SiO ₂	3.9	3011	
Si ₃ N ₄	7.5	1213	
Al ₂ O ₃	9.8	553	
HfO ₂	25	23	

Table 6.1. Cutoff Frequencies for different spacers material, n-type NS-GAAFET

As it is possible to observe in figures 6.8 6.7 and in table 6.3, where respectively the frequency behavior of the hybrid parameter H_{21} and the cut-off frequency versus the relative dielectric permittivity has been represented, the cut-off frequency of the n-type device decreases for increasing values of ϵ_r with a resembling exponential behavior.



Figure 6.8. Cut-off frequency of the p-type NS-GAAFET versus the relative dielectric permittivity



Figure 6.9. H_{21} hybrid parameter frequency response for the fabricated p-type NS-GAAFET

Cutoff Frequencies for different spacers material, p-type NS-GAAFET			
Material	ϵ_r	f_{cut} [GHz]	
PTFE	2	2287	
SiO_2	3.9	1070	
Si_3N_4	7.5	512	
Al_2O_3	9.8	233	
HfO ₂	25	89	

Table 6.2. Cutoff Frequencies for different spacers material, p-type NS-GAAFET

A similar sensitivity of the cut-off frequency versus the spacers material can be observable in figure 6.8, in figure 6.9 and table 6.2. The behavior of this frequency versus the relative dielectric permittivity of the p-type device can be seen in Figure 6.9. Moreover, it is possible to observe the cut-off frequency of the p-type device is lower if compared to the complementary n-type device, due to the lower mobility and, hence, lower speed of the p-type devices.



6.2 Circuit-Level AC Simulations

Figure 6.10. Schematic capture of the 5 ports Ring Oscillator.

The impact of inner and main spacer material in a time-varying regime can be observed not only at device-level simulations but also in circuital ones. For example, it is possible to analyze how the oscillation frequency of a ring oscillator changes if the spacer material is modified. This oscillator is often used as a test bench for the verification of new devices. The ring oscillator, in particular, is a topology made of an odd number of inverters connected in series and a feedback connection from the output of the last inverter towards the input. The basic equation for a generic N_{port} ring oscillator is the following.

$$f_{osc} = \frac{1}{2N_{port} \cdot \tau_{inv}}$$

Where N_{port} is the odd number of inverters used and τ_{inv} is the propagation delay of the inverters, which are supposed to be identical. The factor of 2 has been inserted since a complete cycle of the ring oscillator includes both the high-to-low and low-to-high transitions. In particular $N_{ports} = 3,5$ have been used, since a larger number of ports results in much slower frequencies. A sweep of the inner spacer material has been done, as is possible to observe in figure 6.11.



Figure 6.11. Waveform of the output of a 5-port Ring Oscillator, relative dielectric permittivity sweep

From the waveforms in figure 6.11 it can be observable that the spacer having a lower dielectric permittivity material such as the PTFE or the Silicon Oxide provides a higher oscillation frequency since the additional coupling capacitance of the inner spacers is reduced, as it can be seen in figure 6.12.



Figure 6.12. Oscillation frequency of the RO5 versus the relative dielectric permittivity

Oscillation Frequencies for different spacers material, RO5			
Material	ϵ_r	f_{cut} [GHz]	
PTFE	2	19.308	
SiO ₂	3.9	18.016	
Si ₃ N ₄	7.5	14.596	
Al ₂ O ₃	9.8	13.825	
HfO ₂	25	11.456	

Table 6.3. Oscillation Frequencies for different spacers material, RO5

Chapter 7

Conclusions and Future Perspectives

This thesis work was focused on the study of the process simulation of novel devices which are main candidates for the current semiconductor electronics devices, the NanoSheet Gate-All-Around FETs, on the modeling of their behavior in a circuit-level environment (compact modeling) and interactions between the two.

In Chapter 4 a comparison is made between the simulation of the NS-GAAFET TCAD process and actual experimental processes, highlighting the main differences between the two, in particular concerning the steps that are peculiar to the fabrication of NS-GAAFET, such as SiGe recess for the definition of the inner spacers and the selective etching of SiGe sacrificial layers. DC simulations have been, then, carried out in the TCAD to obtain the FOMs and compare the results with the experimental measurements and the derived FOMs.

In Chapter 5 a matching of the physics-based simulations results with a Surface Potential compact model such as the BSIM-CMG-NS and on the frequency response of the device, in particular with different materials acting as spacers. The BSIM-CMG-NS model was augmented to grasp a more detailed behavior of the NS-GAAFET device, focusing on mobility, the HKMG stack, and doping nonuniformities.

In Chapter 6 AC simulations have been carried out to investigate the impact of new process steps on the frequency behavior of the NS-GAAFET. In both Device-level and circuit-level AC simulations have been done, the inner spacer material plays a crucial role in reducing the additional capacitance, peculiar to the device, through the use of low-k dielectrics.

For further development of the device process and electrical simulations, more in-depth simulations such as atomistic ones can be employed, such as DFT or Force-Field simulators, which are computationally more expensive but able to provide a much higher degree of accuracy. In particular for devices at nanometric levels, where quantum effects become further relevant, requiring a full solution of the quantum problem through the use of the Schroedinger equation since the corrective terms that are usually plugged into classical or semi-classical solvers (such as BTE ones) may not provide a sufficiently accurate solution. A second type of development could be done in a circuital direction, both in the digital (time) and analog (frequency) domains, by analyzing the behavior and the response of more complex circuits or cells (such as memory ones) and the impact of the device features on the circuital FOMs.

Chapter 8

Appendix

1

8.1 Sentaurus scripts

8.1.1 SProcess n-type NS-GAAFET script

```
^{2}
    math coord.ucs
3
    math numThreads=4
4
    AdvancedCalibration 2017.09
\mathbf{5}
6
\overline{7}
    pdbSet Mechanics StressRelaxFactor 1
8
9
   # Solver Enhancement
10
   pdbSet Math diffuse 3D ILS.hpc.mode 4
11
   # turn off stress relaxation after depo/etch
12
   pdbSet Mechanics EtchDepoRelax 0
13
14
    # meshing parameters
15
    mgoals resolution= 1.0/3.0 accuracy= 1e-6
16
    pdbSet Grid SnMesh max.box.angle.3d 175
17
    grid set.min.normal.size= 0.005/1.0 \
18
    set.normal.growth.ratio.3d= 2.0 \
19
     set.min.edge= 1e-7 set.max.points= 1000000 \
20
     set.max.neighbor.ratio= 1e6
21
22
23
    #------
^{24}
    # Structure parameters, [um]
25
                                              ;# STI length
    set STI
                0.015
26
    set H_STI 0.02
                                                 ;# STI height
27
    set Tns
                        0.005
                                                                 ;# Thickness nanosheet
^{28}
   set Spacing 0.01
                                                        ;# Space between nanosheet (SiGe)
29
  set H [expr 4*$Spacing + 3*$Tns + $H_STI]
set Hfin [expr ($H - $STI)]
                                                          ;# Fin exposure
30
                                                                 ;# Fin height
31
```

```
Appendix
```

```
0.012
    set Lg
                                         ;# Gate length
32
                                            ;# Half gate length
    set HalfLg [expr $Lg*0.5]
33
    set Tox
                 0.0025
                                                    ;# Total thickness of gate insulator
34
    set LSpacer 0.006
                                                    ;# Length Spacer
35
    set Lsd
                0.012
                              ;# Length of S/D
36
    # 12 lg + 6*2 spacer + 12*2 lsd
37
    set CPP
                            [expr $Lg + 2*$LSpacer + 2*$Lsd] ;#Contact Pitch
38
    set Wns
                            0.03
                                                          ;#Width of NS
39
    set FP [expr 2*$STI + $Wns] ;#Contact Pitch
40
    set Tiox 0.001
41
                                       ;#Gate dummy ox
42
43
    # Doping parameters, [/cm3]
44
45
    set Nsub
                 1.0e5
                                         ;#Substrate doping
46
    set Nsd
                 1.0e13
                                          ;#SD doping [/cm2]
47
    set Next
                 2e10
                                           ;#S/D extension doping [/cm2]
48
    set Nstop
                 3.0e11
                                          ;#channel stop doping [/cm2]
49
50
51
    line x location= -70.0<nm> spacing=10.0<nm> tag= SiTop
52
    line x location= 20.0<nm> spacing= 10.0<nm>
53
    line x location= 30.0<nm> spacing= 15.0<nm> tag= SiBottom
54
55
    line y location= 0.0 spacing= 10.0<nm> tag= Left
56
    line y location= $FP spacing= 10.0<nm> tag= Right
57
58
    line z location= 0.0 spacing= 15.0<nm> tag= Back
59
    line z location= $CPP spacing= 15.0<nm> tag= Front
60
61
    #substrate
62
    region Silicon xlo= SiTop xhi= SiBottom
63
    ylo= Left yhi= Right zlo= Back zhi= Front substrate
64
65
    init concentration=$Nsub<cm-3> field=Boron wafer.orient= {0 0 1} flat.orient= {1 1 0}
66
    !DelayFullD
67
68
69
70
    refinebox name= nw min= {-0.12 0 0.0} max= {0 0.38 0.45} xrefine= 5<nm> yrefine= 10<nm>
71
    zrefine= 15<nm>
72
    grid remesh
73
    #--Epi layer with known doping concentration (well)
74
75
    deposit material= {Silicon} type=isotropic time=1 rate= {$H}
76
77
78
79
    deposit material= {SiliconGermanium} type=isotropic time=1 rate= {$Spacing}
80
81
    deposit material= {Silicon} type=isotropic time=1 rate= {$Tns}
^{82}
83
    deposit material= {SiliconGermanium} type=isotropic time=1 rate= {$Spacing}
84
```

```
85
     deposit material= {Silicon} type=isotropic time=1 rate= {$Tns}
86
87
     deposit material= {SiliconGermanium} type=isotropic time=1 rate= {$Spacing}
88
89
     deposit material= {Silicon} type=isotropic time=1 rate= {$Tns}
90
91
     deposit material= {SiliconGermanium} type=isotropic time=1 rate= {$Spacing}
92
93
94
95
     #----Sidewall Image Transfer (SIT)
96
97
     #dry oxidation
98
     diffuse temperature= 900<C> time= 4.0<min> 02
99
100
     struct tdr= n@node@_pGAA3 ;#deposit SiO2, hardmask, mandrel
101
102
     deposit material= {Nitride} type= isotropic time= 1<min> rate= {0.0165}
103
     deposit material= {AmorphousSilicon} type= isotropic time= 1<min> rate= {0.1}
104
105
     struct tdr= n@node@_pGAA3b ;#deposit SiO2, hardmask, mandrel
106
107
     mask name= fin left= 0<nm> right= [expr $STI + $Wns] back= -1 front= 0.17<um> negative
108
109
     etch material= {AmorphousSilicon} type= anisotropic time= 1<min> rate= {0.1} mask= fin
110
111
     deposit material= {Oxide} type= isotropic time= 1 rate= {0.035}
112
     etch material= {Oxide} type= anisotropic time= 1 rate= {0.045} isotropic.overetch= 0.1
113
114
115
     struct tdr= n@node@_pGAA3c ;
116
117
     etch material= {AmorphousSilicon} type= anisotropic time=1<min> rate= {0.3}
     etch material= {Nitride} type=anisotropic time= 1<min> rate= {0.02}
118
119
     struct tdr= n@node@_pGAA3d_etchAM;
120
     #etch oxide on top of superlattice
121
     etch material= {Oxide} type= anisotropic time=1 rate= {0.035}
122
     etch material= {Silicon SiliconGermanium} type=anisotropic time=1<min> rate= {$H}
123
124
     struct tdr= n@node@_pGAA3d_finForm;
125
126
     #TEOS STI $H+0.0165
127
     mater add name=TEOS new.like=oxide
128
     deposit material= {TEOS} type= isotropic time= 1<min> rate= {$H}
129
130
     etch material= {TEOS} type=cmp etchstop= {Nitride} etchstop.overetch=0.0001
131
     struct tdr= n@node@_pGAA3e_TEOS ;
132
133
     #-etch spacers 4 fin
134
     etch material= {Oxide} type= anisotropic time=1<min> rate= {0.07}
135
     etch material= {TEOS} type=isotropic time=1 rate= {($H-$H_STI+0.02-0.001+0.00009)}
136
137
```

```
Appendix
```

```
etch material= {Nitride} type=anisotropic time=1 rate= {0.02}
138
139
140
     etch material= {Oxide} type= anisotropic time=1<min> rate= {0.035}
141
     struct tdr= n@node@_pGAA3f_etchMasks ;
142
143
144
     #Punch through stop layer
145
146
     refinebox name= etchstop min= {-0.13 0 0.0} max= {-0.04 0.040 0.045}
147
     xrefine= 4<nm> yrefine= 10<nm> zrefine= 10<nm>
148
     grid remesh
149
150
151
     implant Boron dose= $Nstop<cm-2> energy=8<keV> tilt=0 rotation=90
152
     implant Boron dose= $Nstop<cm-2> energy=8<keV> tilt=0 rotation=270
153
154
155
     SetPlxList {PTotal}
156
     WritePlx n@node@_PMOS_etchstoplayer.plx y=0.03 z=0.0 Silicon
157
158
159
     implant Boron dose= $Nstop<cm-2> energy=9<keV> tilt=0 rotation=90
160
     implant Boron dose= $Nstop<cm-2> energy=9<keV> tilt=0 rotation=270
161
162
     SetPlxList {PTotal}
163
     WritePlx n@node@_PMOS_etchstoplayer.plx y=0.03 z=0.0 Silicon
164
165
     implant Boron dose= $Nstop<cm-2> energy=10<keV> tilt=0 rotation=90
166
     implant Boron dose= $Nstop<cm-2> energy=10<keV> tilt=0 rotation=270
167
168
169
170
     SetPlxList {PTotal}
     WritePlx n@node@_PMOS_etchstoplayer.plx y=0.03 z=0.0 Silicon
171
172
     diffuse temperature=300<C> time=0.0001<s>
173
174
     struct tdr= n@node@_pGAA4_PTSLdiff
175
176
177
     #Dummy gate
178
179
     deposit material= {Oxide} type= isotropic time=1 rate= {$Tiox}
180
     deposit material= {Polysilicon} type= fill coord= -0.25
181
182
     struct tdr= n@node@_nGAA4_dummygatepre
     mask name= gate back= ($Lsd+$LSpacer)<um> front= ($CPP-$Lsd-$LSpacer)<um>
183
     etch material= {Polysilicon} type= anisotropic time=1 rate= {0.2} mask= gate
184
185
     struct tdr= n@node@_pGAA4_dummygate
186
187
188
189
     #S/D extension LDD
190
```

```
mask name= gate_neg back= ($Lsd)<um> front= ($CPP-$Lsd)<um> negative
191
     photo thickness= 5<um> mask= gate_neg
192
193
194
     implant Phosphorus dose= $Next<cm-2> energy=1.8<keV>
195
     tilt=-70<degree> rotation=-90<degree>
196
     implant Phosphorus dose= $Next<cm-2> energy=1.8<keV>
197
     tilt=-70<degree> rotation=-270<degree>
198
     implant Phosphorus dose= $Next<cm-2> energy=1.8<keV>
199
     tilt=-70<degree> rotation=-90<degree>
200
     implant Phosphorus dose= $Next<cm-2> energy=1.8<keV>
201
     tilt=-70<degree> rotation=-270<degree>
202
203
204
     SetPlxList {BTotal BoronImplant}
205
206
     WritePlx n@node@_NMOS_sdext.plx y=0.03 z=0.0 Silicon
207
     SetPlxList {PTotal BTotal}
208
     WritePlx n@node@_PMOS_sdext2X.plx y=0.03 z=0.0 Silicon
209
210
     SetPlxList {PTotal BTotal}
211
     WritePlx n@node@_PMOS_sdext2Y.plx x=-0.12 z=0.0 Silicon
212
213
     strip Photoresist
     struct tdr= n@node@_pGAA4_LDD;
214
215
     strip Photoresist
216
217
218
     #diffuse LDD RTA
219
     diffuse temperature=300<C> time=0.00001<s>
220
221
222
     struct tdr= n@node@_pGAA4_LDDdiff;
223
224
     #spacer fabrication
     mask name= inner_neg back= ($Lsd+$LSpacer)<um> front=($CPP-$Lsd+$LSpacer)<um> negative
225
226
     etch material= {Oxide} type=anisotropic time=1 rate=1.0
227
228
     etch material= {SiliconGermanium} type= anisotropic time=1 rate= {0.18} mask= gate
229
230
     struct tdr= n@node@_pGAA6_anisoetch ;
231
232
233
     deposit material= {Oxide} type= isotropic time=1<min>
234
     rate= {$Tiox} selective.materials= {PolySilicon}
235
236
     etch material= {Oxide} type=cmp etchstop= {PolySilicon} etchstop.overetch=0.001
237
238
     struct tdr= n@node@_pGAA7_sidewall ;
239
240
241
242
     mask name= spacer_neg back= ($Lsd)<um> front= ($CPP-$Lsd)<um> negative
243
```

```
244
     deposit material= {Nitride} type= anisotropic time=1<min> rate= {0.2} mask=spacer_neg
245
246
     etch material= {Nitride} type=cmp etchstop= {PolySilicon} etchstop.overetch=0.001
247
248
     struct tdr= n@node@_pGAA8_spacerfab ;
249
250
     # SiOCN protection
251
     mask name= spacer_neg back= ($Lsd)<um> front= ($CPP-$Lsd)<um> negative
252
253
     mater add name=SiCN new.like= Nitride
254
     deposit material= {SiCN} type=anisotropic time=1 rate= {0.05} mask= spacer_neg
255
256
     struct tdr= n@node@_pGAA9_SiOCNprot ;
257
258
     #Etch Silicon for SD epi
259
     etch material= {Silicon} type= isotropic rate= {0.01} time= 15<s>
260
     struct tdr= n@node@_pGAA9_SietchSD ;
261
262
263
     #---EPI OF SD
264
265
     #To activate stress in SiC pocket for nFinFET#
266
     pdbSetDoubleArray Silicon Germanium Conc.Strain {0 0 1 -0.0425}
267
     pdbSetDouble Carbon Mechanics TopRelaxedNodeCoord 0.05e-4
268
269
     # Diamond-shaped Si/SiGe Pocket using Lattice Kinetic Monte Carlo (LKMC)
270
271
     pdbSet Grid KMC UseLines 1
272
     pdbSet KMC Epitaxy true
273
274
     pdbSetBoolean LKMC PeriodicBC false
275
     pdbSet LKMC Epitaxy.Model Coordinations.Planes
276
277
     set EpiDoping_init "Carbon= 1.5e21"
278
     set EpiDoping_final "Carbon= 1.5e21"
279
280
     temp_ramp name= epi temperature= 500<C> t.final= 550<C> time= 2<min>
281
     Epi epi.doping= $EpiDoping_init
282
     epi.doping.final= #$EpiDoping_final
283
     epi.model= 1 epi.thickness= 0.055<um>
284
285
     diffuse temp_ramp= epi lkmc
286
287
288
     #false to model doping non-atomistically
289
     pdbSet KMC Epitaxy false
290
     struct tdr= n@node@_pGAA10_SiGe_SD_epi ;
291
292
     #gate refine silicon
293
     refinebox name= gate min= {-0.0125 0.0 0.012} max= {-0.18 0.040 0.0} xrefine=2.0<nm>
294
     yrefine= 2.0<nm> zrefine= 2.0<nm>
295
296
```

```
Appendix
```

```
297
     #source refine silicon
     refinebox name= source min= {-0.010 0.0 0.036} max= {-0.18 0.040 0.45}
298
     xrefine= 5.0<nm> yrefine= 7.0<nm> zrefine= 10.0<nm>
299
300
     #drain refine silicon
301
     refinebox name= drain min= {-0.010 0.0 0.0} max= {-0.2 0.040 0.0085}
302
     xrefine= 5.0<nm>yrefine= 7.0<nm> zrefine= 10.0<nm>
303
304
     struct tdr= n@node@_nGAA10_SD_refine ;
305
306
     # S/D Implantation
307
308
     #original 1
309
     implant Phosphorus dose= $Nsd<cm-2> energy=1<keV> tilt=-0 rotation=90
310
     implant Phosphorus dose= $Nsd<cm-2> energy=1<keV> tilt=-0 rotation=270
311
312
     implant Phosphorus dose= $Nsd<cm-2> energy=1<keV> tilt=-0 rotation=90
313
     implant Phosphorus dose= $Nsd<cm-2> energy=1<keV> tilt=-0 rotation=270
314
315
     implant Phosphorus dose= $Nsd<cm-2> energy=1<keV> tilt=-0 rotation=90
316
     implant Phosphorus dose= $Nsd<cm-2> energy=1<keV> tilt=-0 rotation=270
317
318
     implant Phosphorus dose= $Nsd<cm-2> energy=1<keV> tilt=-0 rotation=90
319
     implant Phosphorus dose= $Nsd<cm-2> energy=1<keV> tilt=-0 rotation=270
320
321
     SetPlxList {Phosporus Boron_Implant}
322
     WritePlx n@node@_NMOS_sdimp.plx y=0.03 z=0.0 Silicon
323
324
     #etch SiOCN
325
     mater add name=SiCN new.like= Nitride
326
     etch material= {SiCN} type=isotropic rate=1.0 time=1
327
328
     diffuse temperature=500<C> time=0.1<s>
329
330
     WritePlx n@node@_NMOS_sddiff.plx y=0.03 z=0.0 Silicon
331
332
     struct tdr= n@node@_nGAA10_SDdoping ;
333
334
335
336
     #--Silicidation
337
     deposit material= {TiSilicide} type= isotropic rate= 0.03*$Hfin time= 1.0
338
     temperature= 500 selective.materials= {Silicon}
339
340
     struct tdr= n@node@_nGAA10_Silicides ;
341
342
     #PSG ILDO
343
     mater add name= PSG
344
     ambient name=Silane react add
345
     reaction name= PSGreaction mat.l= Phosphorus
346
     mat.r= Oxide mat.new= PSG new.like= Oxide ambient.name= {Silane}
347
348
     diffusing.species= {Silane}
349
     deposit material= {PSG} type= isotropic time=1 rate= {0.2}
```

```
etch material= {PSG} type=cmp etchstop= {Nitride} etchstop.overetch=0.01
350
351
352
     # Dummy gate etching
353
     strip Polysilicon
354
     strip Oxide
355
356
     #---SELECTIVE ETCHING OF SIGE
357
     etch material= {SiliconGermanium} type=isotropic time=1 rate= {0.1}
358
359
     struct tdr= n@node@_nGAA11_etchDummySiGe;
360
361
362
363
     #----RMG
364
365
366
     #buffer oxide
     #no used etchstop.overetch=0.01
367
     deposit material= {Oxide} type= isotropic time=1 rate= {$Tiox}
368
     etch material= {Oxide} type=cmp etchstop= {Silicon}
369
     struct tdr= n@node@_nGAA12_newOxide;
370
371
     #Hfo2
372
     deposit material= {Hf02} type= isotropic time=1
373
374
     rate= {$Tihfo2} selective.materials= {Oxide}
375
     etch material= {Hf02} type=cmp etchstop= {Silicon}
376
     struct tdr= n@node@_nGAA12_Hf02;
377
378
     #refinebox name= MIG min= {-0.014 0.0 0.0} max= {-0.2 0.048 0.06}
379
     xrefine=2.0<nm> yrefine= 2.0<nm> zrefine= 2.0<nm>
380
381
382
     mask name= gate_neg back= ($Lsd)<um> front= ($CPP-$Lsd)<um> negative
383
384
     #TiN metal stack
385
386
387
388
     deposit material= {TiN} type= isotropic time=1 rate= {$TiN_rate} mask = gate_neg
389
     selective.materials= {Hf02}
390
391
     etch material= {TiN} type=cmp etchstop = {PSG}
392
393
     mater add name=TaN new.like= TiN
394
395
     deposit material= {TaN} type= isotropic time=1 rate= {$TaN_rate} mask = gate_neg
396
     selective.materials= {TiN}
397
     etch material= {TaN} type=cmp etchstop = {PSG}
398
399
     struct tdr= n@node@_nGAA12_TaN;
400
401
402
     mater add name=TiAl new.like= Aluminium
```
```
403
     deposit material= {TiAl} type=isotropic time=1 rate = {$TiAl_rate}
404
     selective.materials= {TaN}
405
406
     etch material= {TiAl} type=cmp coord = -0.197064 etchstop.overetch=2
407
     deposit material= {TiAl} type=isotropic time=0.2 rate = {$TiAl_rate}
408
     selective.materials= {TaN}
409
     etch material= {TiAl} type=isotropic thickness = 0.00035
410
411
     diffuse temp=250<C> time=1.0e-6<s> stress.relax
412
     ambient clear
413
     struct tdr= n@node@_nGAA12_TiAl;
414
415
416
     # Tungsten contact
417
     deposit material= {Tungsten} type=fill coord= -0.25
418
     etch material= {Tungsten} type=cmp etchstop= {PSG} etchstop.overetch=0.01
419
420
421
     struct tdr= n@node@_nGAA12_Tungsten;
422
     #---SAC
423
424
     #deposit nitride
425
     mater add name= PSG
426
     etch material= {Tungsten} type=isotropic time=1 rate= {0.003}
427
     deposit material= {Nitride} type=fill coord=-0.25
428
     etch material= {Nitride} type=cmp etchstop= {PSG} etchstop.overetch=0.1
429
430
431
     mask name=s left=20<nm> right=40<nm> back=2<nm> front=10<nm> negative
432
433
     mask name=d left=20<nm> right=40<nm> back=38<nm> front=46<nm> negative
434
     mask name=g left=20<nm> right=40<nm> back=20<nm> front=28<nm> negative
435
436
     #SD tungsten
     etch material= {PSG} type=anisotropic time=1 rate= {0.9} mask=s
437
     etch material= {PSG} type=anisotropic time=1 rate= {0.9} mask=d
438
439
     #etch SAC nitride
440
     etch material= {Nitride} type=anisotropic time=1 rate= {0.2} mask=g
441
     deposit material= {Tungsten} type=fill coord=-0.25
442
443
     etch material= {Tungsten} type=cmp etchstop= {Nitride} etchstop.overetch=0.05
444
445
     struct tdr= n@node@_nGAA13_SAC;
446
447
448
     transform cut location= -0.05 down
449
     # clear the process simulation mesh
450
     refinebox clear
451
     refinebox !keep.lines
452
     line clear
453
454
455
```

```
# reset default settings for adaptive meshing
456
     pdbSet Grid AdaptiveField Refine.Abs.Error 1e37
457
     pdbSet Grid AdaptiveField Refine.Rel.Error 1e10
458
     pdbSet Grid AdaptiveField Refine.Target.Length 100.0
459
460
461
     # Set high quality Delaunay meshes
462
     pdbSet Grid sMesh 1
463
     pdbSet Grid Adaptive 1
464
     pdbSet Grid SnMesh DelaunayType boxmethod
465
     pdbSet Grid SnMesh DelaunayTolerance 5.0e-2
466
     pdbSet Grid SnMesh CoplanarityAngle 179
467
     pdbSet Grid SnMesh MaxPoints 2000000
468
     pdbSet Grid SnMesh max.box.angle.3d 179
469
470
     #gate refine silicon
471
     refinebox name= gatefinal min= {-0.25 0.0 0.12} max= {-0.12 0.06 0.036}
472
     xrefine=2.0<nm> yrefine= 2.0<nm> zrefine= 5.0<nm> materials= {Silicon}
473
474
     #source refine silicon
475
     refinebox name= sourcefinal min= {-0.25 0.0 0.036} max= {-0.12 0.06 0.48}
476
     xrefine= 5.0<nm> yrefine= 5.0<nm> zrefine= 5.0<nm> materials= {Silicon}
477
478
     #drain refine silicon
479
     refinebox name= drainfinal min= {-0.25 0.0 0.0} max= {-0.12 0.060 0.0012}
480
     xrefine= 5.0<nm> yrefine= 5.0<nm> zrefine= 5.0<nm> materials= {Silicon}
481
482
     #channel refine silicon
483
     refinebox name= channelfinal min= {-0.19 0.014 0.01} max= {-0.145 0.046 0.04}
484
     xrefine=1.5<nm> yrefine= 1.5<nm> zrefine= 1.5<nm> materials= {Silicon}
485
486
     #silicide refines
487
     refinebox name= Tisource min= {-0.25 0.0 0.0} max= {-0.12 0.04 0.45}
488
     xrefine= 1.5<nm> yrefine= 2.0<nm> zrefine= 3.0<nm> materials= {TiSilicide}
489
490
     refinebox name= Tidrain min= {-0.25 0.0 0.0} max= {-0.12 0.04 0.0085}
491
     xrefine= 1.5<nm> yrefine= 2.0<nm> zrefine= 3.0<nm> materials= {TiSilicide}
492
493
494
     grid remesh
495
496
     struct tdr= n@node@_nGAA_remesh ;
497
     contact bottom name= bulk Silicon
498
499
     contact name= gate x= -0.248 y= 0.03 z= 0.024 Tungsten
500
501
     contact name= source x= -0.248 y= 0.03 z= 0.042 Tungsten
502
503
     contact name= drain x= -0.248 y= 0.03 z= 0.006 Tungsten
504
505
     struct tdr= n@node@_nGAAfinal_presim !Gas
506
507
508
     exit
```

8.1.2 SProcess p-type NS-GAAFET script

```
1
    math coord.ucs
^{2}
3
    math numThreads=4
4
    AdvancedCalibration 2017.09
5
6
7
   pdbSet Mechanics StressRelaxFactor 1
8
9
   # Solver Enhancement
10
   pdbSet Math diffuse 3D ILS.hpc.mode 4
11
12
    # turn off stress relaxation after depo/etch
13
    pdbSet Mechanics EtchDepoRelax 0
14
    # meshing parameters
15
    mgoals resolution= 1.0/3.0 accuracy= 1e-6
16
    pdbSet Grid SnMesh max.box.angle.3d 175
17
18
    grid set.min.normal.size= 0.005/1.0 \
     set.normal.growth.ratio.3d= 2.0 \
19
     set.min.edge= 1e-7 set.max.points= 1000000 \
20
^{21}
     set.max.neighbor.ratio= 1e6
^{22}
^{23}
    #-----
                                 _____
^{24}
    # Structure parameters, [um]
25
    set STI 0.015
                                             ;# STI length
26
    set H_STI 0.02
                                                ;# STI height
27
   set Tns
                       0.005
                                                                ;# Thickness nanosheet
28
   set Spacing 0.01
                                                        ;# Space between nanosheet (SiGe)
29
   set H [expr 4*$Spacing + 3*$Tns + $H_STI]
                                                          ;# Fin exposure
30
   set Hfin
               [expr ($H - $STI)]
                                                                 ;# Fin height
31
               0.012
                                       ;# Gate length
  set Lg
32
   set HalfLg [expr $Lg*0.5]
                                          ;# Half gate length
33
   set Tox
                0.0025
                                                ;# Total thickness of gate insulator
34
   set LSpacer 0.006
                                                 ;# Length Spacer
35
    set Lsd 0.012
                            ;# Length of S/D
36
    # 12 lg + 6*2 spacer + 12*2 lsd
37
                          [expr $Lg + 2*$LSpacer + 2*$Lsd] ;#Contact Pitch
    set CPP
38
    set Wns
                          0.03
                                                       ;#Width of NS
39
    set FP [expr 2*$STI + $Wns] ;#Contact Pitch
40
    set Tiox 0.001
                                     ;#Gate dummy ox
41
42
43
    # Doping parameters, [/cm3]
44
45
                 1.0e5
    set Nsub
                                       ;#Substrate doping
46
    set Nsd
                1.0e13
                                        ;#SD doping [/cm2]
47
```

```
110
```

509

```
Appendix
```

```
set Next
                  1.4e10
                                               ;#S/D extension doping [/cm2]
48
     set Nstop
                  2.0e11
                                           ;#channel stop doping [/cm2]
49
     #1.5 ext
50
51
    line x location= -70.0<nm> spacing=10.0<nm> tag= SiTop
52
     line x location= 20.0<nm> spacing= 10.0<nm>
53
    line x location= 30.0<nm> spacing= 15.0<nm> tag= SiBottom
54
55
     line y location= 0.0 spacing= 10.0<nm> tag= Left
56
     line y location= $FP spacing= 10.0<nm> tag= Right
57
58
     line z location= 0.0 spacing= 15.0<nm> tag= Back
59
     line z location= $CPP spacing= 15.0<nm> tag= Front
60
61
     #substrate
62
63
     region Silicon xlo= SiTop xhi= SiBottom
     ylo= Left yhi= Right zlo= Back zhi= Front substrate
64
65
     init concentration=$Nsub<cm-3> field=Boron wafer.orient= {0 0 1}
66
     flat.orient= {1 1 0} !DelayFullD
67
68
69
     refinebox name= nw min= {-0.12 0 0.0} max= {0 0.38 0.45} xrefine= 5<nm>
70
     yrefine= 10<nm> zrefine= 15<nm>
71
72
     grid remesh
73
     #--Epi layer with known doping concentration (well)
74
75
     deposit material= {Silicon} type=isotropic time=1 rate= {$H}
76
77
78
79
     deposit material= {SiliconGermanium} type=isotropic time=1 rate= {$Spacing}
80
81
     deposit material= {Silicon} type=isotropic time=1 rate= {$Tns}
82
83
     deposit material= {SiliconGermanium} type=isotropic time=1 rate= {$Spacing}
84
85
     deposit material= {Silicon} type=isotropic time=1 rate= {$Tns}
86
87
     deposit material= {SiliconGermanium} type=isotropic time=1 rate= {$Spacing}
88
89
90
     deposit material= {Silicon} type=isotropic time=1 rate= {$Tns}
91
^{92}
     deposit material= {SiliconGermanium} type=isotropic time=1 rate= {$Spacing}
93
94
95
     #----Sidewall Image Transfer (SIT)
96
97
     #dry oxidation
98
     diffuse temperature= 900<C> time= 4.0<min> 02
99
100
```

```
Appendix
```

```
struct tdr= n@node@_pGAA3 ;#deposit SiO2, hardmask, mandrel
101
102
     deposit material= {Nitride} type= isotropic time= 1<min> rate= {0.0165}
103
     deposit material= {AmorphousSilicon} type= isotropic time= 1<min> rate= {0.1}
104
105
     struct tdr= n@node@_pGAA3b ;#deposit SiO2, hardmask, mandrel
106
107
     mask name= fin left= 0<nm> right= [expr $STI + $Wns] back= -1 front= 0.17<um> negative
108
109
     etch material= {AmorphousSilicon} type= anisotropic time= 1<min> rate= {0.1} mask= fin
110
111
     deposit material= {Oxide} type= isotropic time= 1 rate= {0.035}
112
     etch material= {Oxide} type= anisotropic time= 1 rate= {0.045} isotropic.overetch= 0.1
113
114
     struct tdr= n@node@_pGAA3c ;
115
116
     etch material= {AmorphousSilicon} type= anisotropic time=1<min> rate= {0.3}
117
     etch material= {Nitride} type=anisotropic time= 1<min> rate= {0.02}
118
119
     struct tdr= n@node@_pGAA3d_etchAM;
120
     #etch oxide on top of superlattice
121
     etch material= {Oxide} type= anisotropic time=1 rate= {0.035}
122
     etch material= {Silicon SiliconGermanium} type=anisotropic time=1<min> rate= {$H}
123
124
     struct tdr= n@node@_pGAA3d_finForm;
125
126
     #TEOS STI $H+0.0165
127
     mater add name=TEOS new.like=oxide
128
     deposit material= {TEOS} type= isotropic time= 1<min> rate= {$H}
129
130
     etch material= {TEOS} type=cmp etchstop= {Nitride} etchstop.overetch=0.0001
131
132
     struct tdr= n@node@_pGAA3e_TEOS ;
133
     #-etch spacers 4 fin
134
     etch material= {Oxide} type= anisotropic time=1<min> rate= {0.07}
135
     etch material= {TEOS} type=isotropic time=1 rate= {($H-$H_STI+0.02-0.0009)}
136
137
     etch material= {Nitride} type=anisotropic time=1 rate= {0.02}
138
139
140
     etch material= {Oxide} type= anisotropic time=1<min> rate= {0.035}
141
     struct tdr= n@node@_pGAA3f_etchMasks ;
142
143
144
     #Punch through stop layer
145
146
     refinebox name= etchstop min= {-0.13 0 0.0} max= {-0.04 0.040 0.045}
147
     xrefine= 4<nm> yrefine= 10<nm> zrefine= 10<nm>
148
     grid remesh
149
150
     #gut 20 20 25
151
152
     implant Phosphorus dose= $Nstop<cm-2> energy=30<keV> tilt=0 rotation=90
153
     implant Phosphorus dose= $Nstop<cm-2> energy=30<keV> tilt=0 rotation=270
```

```
Appendix
```

```
154
155
     SetPlxList {PTotal}
156
     WritePlx n@node@_PMOS_etchstoplayer.plx y=0.03 z=0.0 Silicon
157
158
     implant Phosphorus dose= $Nstop<cm-2> energy=30<keV> tilt=0 rotation=90
159
     implant Phosphorus dose= $Nstop<cm-2> energy=30<keV> tilt=0 rotation=270
160
161
162
     SetPlxList {PTotal}
163
     WritePlx n@node@_PMOS_etchstoplayer.plx y=0.03 z=0.0 Silicon
164
165
166
     implant Phosphorus dose= $Nstop<cm-2> energy=30<keV> tilt=0 rotation=90
167
     implant Phosphorus dose= $Nstop<cm-2> energy=30<keV> tilt=0 rotation=270
168
169
170
171
     SetPlxList {PTotal}
172
     WritePlx n@node@_PMOS_etchstoplayer.plx y=0.03 z=0.0 Silicon
173
174
     diffuse temperature=300<C> time=0.001<s>
175
176
     struct tdr= n@node@_pGAA4_PTSLdiff
177
178
179
     #Dummy gate
180
     deposit material= {Oxide} type= isotropic time=1 rate= {$Tiox}
181
182
     deposit material= {Polysilicon} type= fill coord= -0.25
183
184
     struct tdr= n@node@_nGAA4_dummygatepre
185
     mask name= gate back= ($Lsd+$LSpacer)<um> front= ($CPP-$Lsd-$LSpacer)<um>
186
     etch material= {Polysilicon} type= anisotropic time=1 rate= {0.2} mask= gate
187
     struct tdr= n@node@_pGAA4_dummygate
188
189
190
     #S/D extension LDD
191
192
     mask name= gate neg back= ($Lsd)<um> front= ($CPP-$Lsd)<um> negative
193
     photo thickness= 0.4<um> mask= gate_neg
194
195
     # 2 kev -60-10 precedente buono
196
     implant Boron dose= $Next<cm-2> energy=1<keV> tilt=-70<degree> rotation=90<degree>
197
     implant Boron dose= $Next<cm-2> energy=1<keV> tilt=-70<degree> rotation=270<degree>
198
199
     implant Boron dose= $Next<cm-2> energy=1<keV> tilt=-10<degree> rotation=90<degree>
200
     implant Boron dose= $Next<cm-2> energy=1<keV> tilt=-10<degree> rotation=270<degree>
201
     SetPlxList {BTotal BoronImplant}
202
203
     WritePlx n@node@_NMOS_sdext.plx y=0.03 z=0.0 Silicon
204
     SetPlxList {PTotal BTotal}
205
     WritePlx n@node@_PMOS_sdext2X.plx y=0.03 z=0.0 Silicon
206
```

```
Appendix
```

```
207
     SetPlxList {PTotal BTotal}
208
     WritePlx n@node@_PMOS_sdext2Y.plx x=-0.12 z=0.0 Silicon
209
     strip Photoresist
210
     struct tdr= n@node@_pGAA4_LDD;
211
212
     strip Photoresist
213
214
     #diffuse LDD RTA
215
     diffuse temperature=300<C> time=0.00001<s>
216
217
218
     struct tdr= n@node@_pGAA4_LDDdiff
219
     #spacer fabrication
220
     mask name= inner_neg back= ($Lsd+$LSpacer)<um> front=($CPP-$Lsd+$LSpacer)<um> negative
221
222
     etch material= {Oxide} type=anisotropic time=1 rate=1.0
223
224
     etch material= {SiliconGermanium} type= anisotropic time=1 rate= {0.18} mask= gate
225
226
     struct tdr= n@node@_pGAA6_anisoetch ;
227
228
     deposit material= {Oxide} type= isotropic time=1<min>
229
     rate= {$Tiox} selective.materials= {PolySilicon}
230
231
     etch material= {0xide} type=cmp etchstop= {PolySilicon} etchstop.overetch=0.001
232
233
234
     struct tdr= n@node@_pGAA7_sidewall ;
235
236
237
^{238}
     mask name= spacer_neg back= ($Lsd)<um> front= ($CPP-$Lsd)<um> negative
239
240
     deposit material= {Nitride} type= anisotropic time=1<min> rate= {0.2} mask=spacer_neg
241
242
     etch material= {Nitride} type=cmp etchstop= {PolySilicon} etchstop.overetch=0.001
243
244
     struct tdr= n@node@_pGAA8_spacerfab ;
245
246
     # SiOCN protection
247
     mask name= spacer_neg back= ($Lsd)<um> front= ($CPP-$Lsd)<um> negative
248
249
     mater add name=SiCN new.like= Nitride
250
251
     deposit material= {SiCN} type=anisotropic time=1 rate= {0.05} mask= spacer_neg
252
     struct tdr= n@node@_pGAA9_SiOCNprot ;
253
254
     #Etch Silicon for SD epi 15 sec
255
     etch material= {Silicon} type= isotropic rate= {0.01} time= 15.0<s>
256
     struct tdr= n@node@_pGAA9_SietchSD ;
257
258
259
```

```
Appendix
```

```
#---EPI OF SD
260
261
     #To activate stress in SiGe pocket for pFinFET#
262
     pdbSetDoubleArray Silicon Germanium Conc.Strain {0 0 1 -0.0425}
263
     pdbSetDouble Silicon Mechanics TopRelaxedNodeCoord 0.05e-4
264
265
     # Diamond shaped Si/SiGe Pocket using Lattice Kinetic Monte Carlo (LKMC)
266
267
     pdbSet Grid KMC UseLines 1
268
     pdbSet KMC Epitaxy true
269
     pdbSetBoolean LKMC PeriodicBC false
270
     pdbSet LKMC Epitaxy.Model Coordinations.Planes
271
272
273
     set EpiDoping_init "Germanium= 1.5e21"
274
     set EpiDoping_final "Germanium= 1.5e21"
275
276
     temp_ramp name= epi temperature= 500<C> t.final= 550<C> time= 1<min>
277
     Epi epi.doping= $EpiDoping_init epi.doping.final= #$EpiDoping_final epi.model= 1
278
     epi.thickness= 0.055<um>
279
280
281
282
     diffuse temp_ramp= epi lkmc
283
284
     #false to model doping non atomistically
285
286
     pdbSet KMC Epitaxy false
287
     struct tdr= n@node@_pGAA10_SiGe_SD_epi ;
288
289
290
     #gate refine silicon
291
     refinebox name= gatefinal min= {-0.2 0.0 0.12} max= {-0.12 0.06 0.036}
292
     xrefine=5.0<nm>yrefine= 5.0<nm> zrefine= 5.0<nm> materials= {Silicon}
293
294
     #source refine silicon
295
     refinebox name= sourcefinal min= {-0.25 0.0 0.036} max= {-0.12 0.06 0.48}
296
297
     xrefine= 5.0<nm>yrefine= 5.0<nm> zrefine= 7.0<nm> materials= {Silicon}
298
299
     #drain refine silicon
     refinebox name= drainfinal min= {-0.25 0.0 0.0} max= {-0.12 0.060 0.0012}
300
     xrefine= 5.0<nm> yrefine= 5.0<nm> zrefine= 7.0<nm> materials= {Silicon}
301
     struct tdr= n@node@_nGAA10_SDdop_mesh ;
302
303
     # S/D Implantation
304
305
     #original 1
306
     implant Boron dose= $Nsd<cm-2> energy=0.19<keV> tilt=-0 rotation=90
307
     implant Boron dose= $Nsd<cm-2> energy=0.19<keV> tilt=-0 rotation=270
308
309
310
311
     SetPlxList {BTotal Boron_Implant}
312
     WritePlx n@node@_NMOS_sdimp.plx y=0.03 z=0.0 Silicon
```

Appendix

```
313
     #etch SiOCN
314
     mater add name=SiCN new.like= Nitride
315
     etch material= {SiCN} type=isotropic rate=1.0 time=1
316
317
     diffuse temperature=700<C> time=1.2<s>
318
319
     WritePlx n@node@_NMOS_sddiff.plx y=0.03 z=0.0 Silicon
320
321
     struct tdr= n@node@_pGAA10_SDdoping ;
322
323
     #--Silicidation
324
325
     deposit material= {TiSilicide} type= isotropic rate= 0.025*$Hfin time= 1.0
326
     temperature= 500 selective.materials= {Silicon}
327
328
     struct tdr= n@node@_pGAA10_Silicides ;
329
330
     #PSG ILDO
331
     mater add name= PSG
332
     ambient name=Silane react add
333
     reaction name= PSGreaction mat.l= Phosphorus mat.r= Oxide mat.new= PSG new.like= Oxide
334
     ambient.name= {Silane} diffusing.species= {Silane}
335
     deposit material= {PSG} type= isotropic time=1 rate= {0.2}
336
     etch material= {PSG} type=cmp etchstop= {Nitride} etchstop.overetch=0.01
337
338
     # Dummy gate etching
339
340
     strip Polysilicon
341
     strip Oxide
342
343
344
     #---SELECTIVE ETCHING OF SIGE
345
     etch material= {SiliconGermanium} type=isotropic time=1 rate= {0.1}
346
     struct tdr= n@node@_pGAA11_etchDummySiGe;
347
348
349
     #----RMG
350
351
     # HKMG refine
352
     refinebox name= HKMG min= {-0.18 0.0 0.085} max= {-0.12 0.04 0.0365} xrefine= 1.0<nm>
353
     yrefine= 1.0<nm> zrefine= 1.0<nm>
354
     #grid remesh
355
356
357
     #buffer oxide
358
     #no used etchstop.overetch=0.01
     deposit material= {Oxide} type= isotropic time=1 rate= {$Tiox}
359
     etch material= {Oxide} type=cmp etchstop= {Silicon}
360
     struct tdr= n@node@_pGAA12_newOxide;
361
362
     #Hfo2
363
     deposit material= {Hf02} type= isotropic time=1 rate= {$Tihfo2}
364
     selective.materials= {Oxide}
365
```

```
etch material= {Hf02} type=cmp etchstop= {Silicon}
366
367
     struct tdr= n@node@_pGAA12_Hf02;
368
     # MIG
369
370
     #TiN buffer
371
372
     deposit material= {TiN} type= isotropic time=1 rate= {$TiN_rate}
373
     #selective.materials= {Hf02}
374
     etch material= {TiN} type=cmp coord = -0.19501
375
376
     mater add name=TaN new.like= TiN
377
     deposit material= {TaN} type= isotropic time=1 rate= {$TaN_rate}
378
     #selective.materials= {TiN}
379
     etch material= {TaN} type=cmp coord = -0.19531
380
381
382
     struct tdr= n@node@_pGAA12_TaN;
     #TiN main, old ESL is PSG
383
384
     deposit material= {TiN} type= isotropic time=1 rate= {$TiN_rate}
385
     # selective.materials= {TaN}
386
     etch material= {TiN} type=cmp coord = -0.19561
387
     struct tdr= n@node@_pGAA12_TiN2;
388
389
     #TiAl
390
     mater add name=TiAl new.like= Aluminium
391
392
     deposit material= {TiAl} type= isotropic time=1 rate= {$TiAl_rate}
393
     #selective.materials= {TiN}
394
     etch material= {TiAl} type=cmp coord = -0.19591
395
396
397
398
     diffuse temp=700<C> time=1.0e-6<s> stress.relax
399
400
     ambient clear
     struct tdr= n@node@_pGAA12_TiAl;
401
402
403
404
405
     # Tungsten contact
406
407
     deposit material= {Tungsten} type=fill coord= -0.25
408
     etch material= {Tungsten} type=cmp etchstop= {Nitride} etchstop.overetch=0.01
409
410
     struct tdr= n@node@_nGAA12_Tungsten;
411
     #---SAC
412
413
     #deposit nitride
414
     etch material= {Tungsten} type=isotropic time=1 rate= {0.003}
415
     deposit material= {Nitride} type=fill coord=-0.25
416
417
     etch material= {Nitride} type=cmp etchstop= {PSG} etchstop.overetch=0.1
418
```

```
419
     mask name=s left=20<nm> right=40<nm> back=2<nm> front=10<nm> negative
420
421
     mask name=d left=20<nm> right=40<nm> back=38<nm> front=46<nm> negative
     mask name=g left=20<nm> right=40<nm> back=20<nm> front=28<nm> negative
422
423
     #SD tungsten
424
     etch material= {PSG} type=anisotropic time=1 rate= {0.9} mask=s
425
     etch material= {PSG} type=anisotropic time=1 rate= {0.9} mask=d
426
427
     #etch SAC nitride
428
     etch material= {Nitride} type=anisotropic time=1 rate= {0.2} mask=g
429
     deposit material= {Tungsten} type=fill coord=-0.25
430
431
     etch material= {Tungsten} type=cmp etchstop= {Nitride} etchstop.overetch=0.05
432
433
     struct tdr= n@node@_nGAA13_SAC;
434
435
436
     transform cut location= -0.05 down
437
438
     # clear the process simulation mesh
439
     refinebox clear
440
     refinebox !keep.lines
441
     line clear
442
443
444
     # reset default settings for adaptive meshing
445
     pdbSet Grid AdaptiveField Refine.Abs.Error 1e37
446
     pdbSet Grid AdaptiveField Refine.Rel.Error 1e10
447
     pdbSet Grid AdaptiveField Refine.Target.Length 100.0
448
449
450
451
     # Set high quality Delaunay meshes
452
     pdbSet Grid sMesh 1
     pdbSet Grid Adaptive 1
453
     pdbSet Grid SnMesh DelaunayType boxmethod
454
     pdbSet Grid SnMesh DelaunayTolerance 5.0e-2
455
     pdbSet Grid SnMesh CoplanarityAngle 179
456
     pdbSet Grid SnMesh MaxPoints 2000000
457
     pdbSet Grid SnMesh max.box.angle.3d 179
458
459
     #gate refine silicon
460
     refinebox name= gatefinal min= {-0.2 0.0 0.12} max= {-0.12 0.06 0.036}
461
     xrefine=2.0<nm> yrefine= 2.0<nm> zrefine= 5.0<nm> materials= {Silicon}
462
463
464
     #source refine silicon
     refinebox name= sourcefinal min= {-0.25 0.0 0.036} max= {-0.12 0.06 0.48}
465
     xrefine= 5.0<nm> yrefine= 5.0<nm> zrefine= 5.0<nm> materials= {Silicon}
466
467
     #drain refine silicon
468
     refinebox name= drainfinal min= {-0.25 0.0 0.0} max= {-0.12 0.060 0.0012}
469
     xrefine= 5.0<nm> yrefine= 5.0<nm> zrefine= 5.0<nm> materials= {Silicon}
470
471
```

Appendix

```
472
     #channel refine silicon
     refinebox name= channelfinal min= {-0.19 0.014 0.01} max= {-0.145 0.046 0.04}
473
     xrefine=1<nm> yrefine=1<nm> zrefine= 1<nm> materials= {Silicon}
474
475
     #silicide refines
476
     refinebox name= Tisource min= {-0.25 0.0 0.0} max= {-0.12 0.04 0.45}
477
     xrefine= 2.0<nm> yrefine= 2.0<nm> zrefine= 3.0<nm> materials= {TiSilicide}
478
479
     refinebox name= Tidrain min= {-0.25 0.0 0.0} max= {-0.12 0.04 0.0085}
480
     xrefine= 2.0<nm> yrefine= 2.0<nm> zrefine= 3.0<nm> materials= {TiSilicide}
481
482
     grid remesh
483
484
     struct tdr= n@node@_nGAA_remesh ;
485
486
     contact bottom name= bulk Silicon
487
488
     contact name= gate x= -0.248 y= 0.03 z= 0.024 Tungsten
489
490
     contact name= source x= -0.248 y= 0.03 z= 0.042 Tungsten
491
492
     contact name= drain x= -0.248 y= 0.03 z= 0.006 Tungsten
493
494
     struct tdr= n@node@_pGAAfinal_presim !Gas
495
496
497
```

8.1.3 SDevice n-type NS-GAAFET script

```
1
    File <del>{</del>
2
     *Input Files
3
               = "n4_nGAAfinal_presim_fps.tdr"
       Grid
4
       Parameter = "sdevice.par"
5
 6
     *Output Files
\overline{7}
      Plot = "n@node@_tdr_nNS"
 8
       Current = "n@node@_nNS_transchar_tunnel50"
9
       Output = "n@node@_log"
10
11
    }
12
    Electrode
13
14
    * defines which contacts have to be treated as electrodes; initial bias
15
     * & boundary conditions
16
     { name="source" Voltage=0.0 }
17
     { name="drain" Voltage=0.0 }
18
     { name="gate" Voltage=0.0 }
19
    { name="bulk" Voltage=0.0 }
20
    }
21
    Physics
22
```

```
Appendix
```

```
Ł
^{23}
^{24}
    Mobility( DopingDep
25
               Enormal( RPS)
                   HighFieldSaturation )
26
     EffectiveIntrinsicDensity( BandGapNarrowing( OldSlotBoom ) NoFermi )
27
     Recombination ( SRH(DopingDep) Auger Band2Band ( Model = Hurkx ) )
28
     7
29
    Physics (Material="Silicon")
30
     {
31
             Aniso(eQuantumPotential(Direction(SimulationSystem)=(0,0,1)))
32
    }
33
     Physics (MaterialInterface = "Silicon/Oxide"){
^{34}
                                                        GateCurrent( DirectTunneling )
35
36
     }
37
    Plot{
38
39
     *--Density and Currents, etc
40
        eDensity hDensity
41
        ConductionCurrentDensity
42
        TotalCurrent/Vector eCurrent/Vector hCurrent/Vector
43
        eMobility/Element hMobility/Element
44
45
        eVelocity hVelocity
        eQuasiFermi hQuasiFermi
46
47
        ElectrostaticPotential
48
     *--Fields and charges
49
        ElectricField/Vector Potential SpaceCharge
50
51
52
     *--Doping Profiles
        Doping DonorConcentration AcceptorConcentration
53
54
55
     *--Generation/Recombination
56
        SRH Band2Band Auger
57
        AvalancheGeneration eAvalancheGeneration hAvalancheGeneration
58
     *--Driving forces
59
        eGradQuasiFermi/Vector hGradQuasiFermi/Vector
60
        eEparallel hEparallel eENormal hENormal
61
62
     *--Band structure/Composition
63
64
        BandGap
65
        MetalWorkFunction
        BandGapNarrowing EffectiveBandGap
66
67
        Affinity ElectronAffinity
68
        ConductionBandEnergy ValenceBandEnergy
        eQuantumPotential hQuantumPotential
69
70
     #--Tunneling
71
     eSchenkTunnel hSchenkTunnel
72
    }
73
74
    Math
75
    {
```

```
coordinateSystem { UCS }
76
     -CheckUndefinedModels
77
     GeometricDistances
78
     * use previous two solutions (if any) to extrapolate next
79
80
    Extrapolate
     * use full derivatives in Newton method
81
    Derivatives
82
     * control on relative and absolute errors
83
     -RelErrControl
84
     * relative error= 10<sup>(-Digits)</sup>
85
    Digits=5
86
     * absolute error
87
88
     Error(electron)=1e8
89
     Error(hole)=1e8
    * numerical parameter for space-charge regions
90
91
     eDrForceRefDens=1e10
     hDrForceRefDens=1e10
92
     * maximum number of iteration at each step
93
     Iterations=10
94
     * solver of the linear system
95
     Method=Pardiso
96
     * display simulation time in 'human' units
97
98
     Wallclock
99
     * display max.error information
100
     CNormPrint
     * to avoid convergence problem when simulating defect-assisted tunneling
101
     NoSRHperPotential
102
     StressMobilityDependence=TensorFactor
103
     CheckRhsAfterUpdate
104
     RHSmin=1e-12
105
     Number_of_Threads = 4
106
107
     }
108
     Solve {
        *- Build-up of initial solution:
109
110
        Coupled { Poisson }
        Coupled (Iterations=100 LineSearchDamping=1e-4) { Poisson eQuantumPotential }
111
        Coupled { Poisson Electron eQuantumPotential }
112
        Coupled { Poisson Electron Hole eQuantumPotential }
113
         Save ( FilePrefix= "n@node@_init" )
114
115
         NewCurrentPrefix = "n@node@_IdVd1"
116
117
     #-- Ramp drain to VdSat
118
       Quasistationary(
         InitialStep= 0.001 MinStep= 1e-7 MaxStep= 0.025
119
         Goal { Name= "drain" Voltage= 0.7 } )
120
        { Coupled { Poisson Electron Hole eQuantumPotential }
121
     *I-V calculated at regular intervals
122
            CurrentPlot(Time=(Range=(0 1) Intervals=100))
123
         7
124
125
     NewCurrentPrefix = "n@node@_IdVg1"
126
127
     #-- Vg sweep for Vd=VdSat
128
       Quasistationary(
```

```
129 InitialStep= 0.001 MinStep= 1e-7 MaxStep= 0.025
130 Goal { Name= "gate" Voltage= 0.7 } )
131 { Coupled { Poisson Electron Hole eQuantumPotential }
132 *I-V calculated at regular intervals
133 CurrentPlot(Time=(Range=(0 1) Intervals=100))
134 }
135 }
136
```

8.1.4 SDevice p-type NS-GAAFET script

```
1
2
    File {
    *Input Files
3
      Grid
                = "n4_pGAAfinal_presim_fps.tdr"
4
\mathbf{5}
      Parameter = "sdevice.par"
6
7
    *Output Files
8
      Plot = "n@node@_tdrNSGAAFET"
9
       Current
                = "n@node@_pNSGAAFET_I"
10
11
       Output
               = "n@node@_log"
12
    }
13
14
    Electrode
15
    {
16
    * defines which contacts have to be treated as electrodes; initial bias
    * & boundary conditions
17
    { name="source" Voltage=0.0 }
18
    { name="drain" Voltage=0.0 }
19
    { name="gate" Voltage=0.0 }
20
    { name="bulk" Voltage=0.0 }
21
    }
22
    Physics
^{23}
^{24}
    {
25
    Mobility( DopingDep
               Enormal( RPS)
26
                   HighFieldSaturation )
27
    EffectiveIntrinsicDensity( BandGapNarrowing( OldSlotBoom ) NoFermi )
28
    Recombination ( SRH(DopingDep) Auger Band2Band ( Model = Hurkx ) )
29
30
    }
    Physics (Material="Silicon")
31
32
    {
             Aniso(hQuantumPotential(Direction(SimulationSystem)=(0,0,1)))
33
    }
34
35
    Plot{
     *--Density and Currents, etc
36
37
        eDensity hDensity
        ConductionCurrentDensity
38
        TotalCurrent/Vector eCurrent/Vector hCurrent/Vector
39
        eMobility/Element hMobility/Element
40
```

```
eVelocity hVelocity
41
        eQuasiFermi hQuasiFermi
42
        ElectrostaticPotential
43
44
    *--Fields and charges
45
        ElectricField/Vector Potential SpaceCharge
46
47
    *--Doping Profiles
48
        Doping DonorConcentration AcceptorConcentration
49
50
     *--Generation/Recombination
51
        SRH Band2Band Auger
52
        AvalancheGeneration eAvalancheGeneration hAvalancheGeneration
53
54
     *--Driving forces
55
        eGradQuasiFermi/Vector hGradQuasiFermi/Vector
56
        eEparallel hEparallel eENormal hENormal
57
58
     *--Band structure/Composition
59
60
       BandGap
       MetalWorkFunction
61
        BandGapNarrowing EffectiveBandGap
62
        Affinity ElectronAffinity
63
        ConductionBandEnergy ValenceBandEnergy
64
        eQuantumPotential hQuantumPotential
65
    #--Tunneling
66
    eSchenkTunnel hSchenkTunnel
67
68
    }
    Physics (MaterialInterface = "Silicon/Oxide"){
69
                                                       GateCurrent( DirectTunneling )
70
71
    }
72
    Math
73
74
    Ł
    coordinateSystem { UCS }
75
     -CheckUndefinedModels
76
    GeometricDistances
77
     * use previous two solutions (if any) to extrapolate next
78
    Extrapolate
79
80
     * use full derivatives in Newton method
81
    Derivatives
     * control on relative and absolute errors
82
83
    -RelErrControl
     * relative error= 10<sup>(-Digits)</sup>
84
   Digits=5
85
     * absolute error
86
   Error(electron)=1e8
87
   Error(hole)=1e8
88
    * numerical parameter for space-charge regions
89
    eDrForceRefDens=1e10
90
   hDrForceRefDens=1e10
91
92
    * maximum number of iteration at each step
93
    Iterations=10
```

```
* solver of the linear system
94
     Method=Pardiso
95
     * display simulation time in 'human' units
96
     Wallclock
97
     * display max.error information
98
     CNormPrint
99
     * to avoid convergence problem when simulating defect-assisted tunneling
100
     NoSRHperPotential
101
     StressMobilityDependence=TensorFactor
102
     CheckRhsAfterUpdate
103
     RHSmin=1e-8
104
     Number_of_Threads = 4
105
     7
106
     Solve {
107
        *- Build-up of initial solution:
108
        Coupled { Poisson }
109
        Coupled (Iterations=100 LineSearchDamping=1e-4) { Poisson hQuantumPotential }
110
        Coupled { Poisson Electron hQuantumPotential }
111
        Coupled { Poisson Electron Hole hQuantumPotential }
112
         Save ( FilePrefix= "n@node@_init" )
113
114
         NewCurrentPrefix = "n@node@_IdVd1"
115
     #-- Ramp drain to VdSat
116
       Quasistationary(
117
         InitialStep= 0.001 MinStep= 1e-7 MaxStep= 0.1
118
         Goal { Name= "drain" Voltage= -2.0 } )
119
         { Coupled { Poisson Electron Hole hQuantumPotential }
120
     *I-V calculated at regular intervals
121
             CurrentPlot(Time=(Range=(0 1) Intervals=100))
122
         }
123
124
     NewCurrentPrefix = "n@node@_IdVg1"
125
     #-- Vg sweep for Vd=VdSat
126
       Quasistationary(
127
         InitialStep= 0.001 MinStep= 1e-7 MaxStep= 0.025
128
         Goal { Name= "gate" Voltage= -2.0 } )
129
         { Coupled { Poisson Electron Hole hQuantumPotential }
130
131
     *I-V calculated at regular intervals
             CurrentPlot(Time=(Range=(0 1) Intervals=100))
132
133
         }
     }
134
135
136
137
138
```

8.1.5 SDevice AC-Extract n-type NS-GAAFET script

1 2 File { 3 *Input Files

```
Grid = "n4_nGAAfinal_presim_fps.tdr"
^{4}
       Parameter = "sdevice.par"
\mathbf{5}
 6
     *Output Files
7
                 = "n@node@_tdr_NSGAAFET"
       Plot
8
       Current = "n@node@_nNSGAAFET_I"
 9
                 = "n@node@_log"
       Output
10
       ACExtract = "ACplot"
11
    }
12
13
    Device "nNS" {
14
15
    Electrode
16
    ſ
17
    * defines which contacts have to be treated as electrodes; initial bias
18
    * & boundary conditions
19
     { name="source" Voltage=0.0 }
20
     { name="drain" Voltage=0.0 }
^{21}
     { name="gate" Voltage=0.0 }
^{22}
     { name="bulk" Voltage=0.0 }
^{23}
    }
^{24}
25
    Physics
26
     Ł
     Mobility( DopingDep
27
               Enormal( RPS)
28
                    HighFieldSaturation )
29
     EffectiveIntrinsicDensity( BandGapNarrowing( OldSlotBoom ) NoFermi )
30
     Recombination ( SRH(DopingDep) Auger Band2Band ( Model = Hurkx ) )
31
     }
32
    Physics (Material="Silicon")
33
^{34}
     {
             Aniso(eQuantumPotential(Direction(SimulationSystem)=(0,0,1)))
35
    }
36
37
    Plot{
38
     *--Density and Currents, etc
39
        eDensity hDensity
40
^{41}
        ConductionCurrentDensity
42
        TotalCurrent/Vector eCurrent/Vector hCurrent/Vector
43
        eMobility/Element hMobility/Element
44
        eVelocity hVelocity
        eQuasiFermi hQuasiFermi
45
        ElectrostaticPotential
46
47
     *--Fields and charges
48
        ElectricField/Vector Potential SpaceCharge
49
50
     *--Doping Profiles
51
        Doping DonorConcentration AcceptorConcentration
52
53
     *--Generation/Recombination
54
55
        SRH Band2Band Auger
56
        AvalancheGeneration eAvalancheGeneration hAvalancheGeneration
```

```
57
     *--Driving forces
58
        eGradQuasiFermi/Vector hGradQuasiFermi/Vector
59
        eEparallel hEparallel eENormal hENormal
60
61
     *--Band structure/Composition
62
        BandGap
63
        MetalWorkFunction
64
        BandGapNarrowing EffectiveBandGap
65
        Affinity ElectronAffinity
66
        ConductionBandEnergy ValenceBandEnergy
67
        eQuantumPotential hQuantumPotential
68
     #--Tunneling
69
     eSchenkTunnel hSchenkTunnel
70
     7
71
     }
72
     Math
73
     {
74
     coordinateSystem { UCS }
75
     -CheckUndefinedModels
76
     GeometricDistances
77
     * use previous two solutions (if any) to extrapolate next
78
     Extrapolate
79
     * use full derivatives in Newton method
80
     Derivatives
^{81}
     * control on relative and absolute errors
82
     -RelErrControl
83
     * relative error= 10<sup>(-Digits)</sup>
84
     Digits=5
85
      * absolute error
86
87
     Error(electron)=1e8
     Error(hole)=1e8
88
89
     * numerical parameter for space-charge regions
     eDrForceRefDens=1e10
90
     hDrForceRefDens=1e10
^{91}
     * maximum number of iteration at each step
92
    Iterations=10
93
     * solver of the linear system
94
    Method=Pardiso
95
     * display simulation time in 'human' units
96
     Wallclock
97
     * display max.error information
98
     CNormPrint
99
     * to avoid convergence problem when simulating defect-assisted tunneling
100
101
     NoSRHperPotential
     StressMobilityDependence=TensorFactor
102
     {\tt CheckRhsAfterUpdate}
103
     RHSmin=1e-12
104
     Number_of_Threads = 4
105
     }
106
     System{
107
              nNS "nNS" ("bulk"=nsub "source"=ns "drain"=nd "gate"=ng)
108
              Vsource_pset "vg" (ng ref) {dc=0}
109
```

```
Appendix
```

```
Vsource_pset "vd" (nd ref) {dc=0}
110
              Vsource_pset "vs" (ns ref) {dc=0}
111
             Vsource_pset "vsub" (nsub ref) {dc=0}
112
              Set (ref = 0.0)
113
     }
114
     Solve {
115
       # initial equilibrium solution
116
             Poisson
117
              Coupled { Poisson Electron Hole }
118
              Plot(FilePrefix="equil")
119
120
              NewCurrentPrefix= "IDVD"
121
              quasistationary (InitialStep=0.01 MaxStep = 0.5 MinStep=1e-12
122
              Goal {Parameter = "vd".dc Voltage = 0.7})
123
              {coupled { Poisson Contact Circuit Electron Hole }
124
125
              CurrentPlot ( Time = (range = (0 1) intervals = 50))
             Plot(FilePrefix = "IDVD" Time=(1.0))}
126
127
              NewCurrentPrefix= "IDVG_"
128
              quasistationary (InitialStep=0.001 MaxStep = 0.1 MinStep=1e-12
129
              Goal {Parameter= "vg".dc Voltage = 0.7})
130
              {coupled { Poisson Contact Circuit Electron Hole }
131
132
              CurrentPlot ( Time = (range = (0 1) intervals = 50))
             Plot(FilePrefix = "IDVG" Time=(1.0))}
133
134
              # AC ANALYSIS
135
              NewCurrentPrefix="fREQ"
136
              ACCoupled (
137
                      StartFrequency=1e3 EndFrequency=1e14
138
                      NumberOfPoints=1000 Decade
139
                      Node(nd ns ng nsub) Exclude("vg" "vs" "vd" "vsub")
140
141
                      ACExtract = "OnodeOfreq"
142
                      )
                      { Poisson Contact Circuit Electron Hole }
143
144
     }
145
146
```

8.1.6 SDevice AC-Extract p-type NS-GAAFET script

```
1
     File {
\mathbf{2}
     *Input Files
3
                  = "n4_pGAAfinal_presim_fps.tdr"
4
       Grid
       Parameter = "sdevice.par"
\mathbf{5}
 6
 7
     *Output Files
 8
                 = "n@node@_tdr_NSGAAFET"
9
       Plot
       Current = "n@node@_nNSGAAFET_I"
10
                  = "n@node@_log"
       Output
11
```

```
ACExtract = "ACplot"
12
    }
13
14
15
    Device "pNS" {
16
17
     Electrode
18
    {
19
    * defines which contacts have to be treated as electrodes; initial bias
^{20}
^{21}
     * & boundary conditions
    { name="source" Voltage=0.0 }
^{22}
    { name="drain" Voltage=0.0 }
23
    { name="gate" Voltage=0.0 }
24
     { name="bulk" Voltage=0.0 }
25
     }
26
27
28
     Physics
^{29}
30
     Mobility( DopingDep
^{31}
               Enormal( RPS)
32
                    HighFieldSaturation )
33
     EffectiveIntrinsicDensity( BandGapNarrowing( OldSlotBoom ) NoFermi )
34
     Recombination ( SRH(DopingDep) Auger Band2Band ( Model = Hurkx ) )
35
     }
36
    Physics (Material="Silicon")
37
     {
38
             Aniso(hQuantumPotential(Direction(SimulationSystem)=(0,0,1)))
39
    }
40
41
    Plot{
42
     *--Density and Currents, etc
43
        eDensity hDensity
44
        ConductionCurrentDensity
45
        TotalCurrent/Vector eCurrent/Vector hCurrent/Vector
46
        eMobility/Element hMobility/Element
47
        eVelocity hVelocity
48
49
        eQuasiFermi hQuasiFermi
        ElectrostaticPotential
50
51
52
     *--Fields and charges
        ElectricField/Vector Potential SpaceCharge
53
54
55
     *--Doping Profiles
        Doping DonorConcentration AcceptorConcentration
56
57
     *--Generation/Recombination
58
        SRH Band2Band Auger
59
        AvalancheGeneration eAvalancheGeneration hAvalancheGeneration
60
61
     *--Driving forces
62
63
        eGradQuasiFermi/Vector hGradQuasiFermi/Vector
64
        eEparallel hEparallel eENormal hENormal
```

```
65
     *--Band structure/Composition
66
        BandGap
67
        MetalWorkFunction
68
        BandGapNarrowing EffectiveBandGap
69
         Affinity ElectronAffinity
70
         ConductionBandEnergy ValenceBandEnergy
71
         eQuantumPotential hQuantumPotential
72
     #--Tunneling
73
     eSchenkTunnel hSchenkTunnel
74
75
     }
76
77
     Math
78
79
     Ł
     coordinateSystem { UCS }
80
     -CheckUndefinedModels
81
     GeometricDistances
82
      * use previous two solutions (if any) to extrapolate next
83
84
     Extrapolate
      * use full derivatives in Newton method
85
     Derivatives
86
      * control on relative and absolute errors
87
     -RelErrControl
88
      * relative error= 10<sup>(-Digits)</sup>
89
     Digits=5
90
     * absolute error
91
     Error(electron)=1e8
92
     Error(hole)=1e8
93
      * numerical parameter for space-charge regions
94
95
     eDrForceRefDens=1e10
96
     hDrForceRefDens=1e10
97
      * maximum number of iteration at each step
98
     Iterations=10
      * solver of the linear system
99
     Method=Pardiso
100
      * display simulation time in 'human' units
101
     Wallclock
102
      * display max.error information
103
     CNormPrint
104
      * to avoid convergence problem when simulating defect-assisted tunneling
105
     NoSRHperPotential
106
     StressMobilityDependence=TensorFactor
107
     CheckRhsAfterUpdate
108
109
     RHSmin=1e-12
     Number_of_Threads = 4
110
     }
111
112
     System{
113
              pNS "pNS" ("bulk"=nsub "source"=ns "drain"=nd "gate"=ng)
114
              Vsource_pset "vg" (ng ref) {dc=0}
Vsource_pset "vd" (nd ref) {dc=0}
115
116
              Vsource_pset "vs" (ns ref) {dc=0}
117
```

```
Vsource_pset "vsub" (nsub ref) {dc=0}
118
119
              Set (ref = 0.0)
     }
120
121
     Solve {
122
       # initial equilibrium solution
123
             Poisson
124
              Coupled { Poisson Electron Hole }
125
             Plot(FilePrefix="equil")
126
127
              NewCurrentPrefix= "IDVD"
128
              quasistationary (InitialStep=0.01 MaxStep = 0.5 MinStep=1e-12
129
              Goal {Parameter = "vd".dc Voltage = -0.7})
130
              {coupled { Poisson Contact Circuit Electron Hole }
131
              CurrentPlot ( Time = (range = (0 1) intervals = 100))
132
             Plot(FilePrefix = "IDVD" Time=(1.0))}
133
134
              NewCurrentPrefix= "IDVG_"
135
              quasistationary (InitialStep=0.001 MaxStep = 0.1 MinStep=1e-12
136
              Goal {Parameter= "vg".dc Voltage = -0.7})
137
              {coupled { Poisson Contact Circuit Electron Hole }
138
              CurrentPlot ( Time = (range = (0 1) intervals = 100))
139
              Plot(FilePrefix = "IDVG" Time=(1.0))}
140
141
142
              # AC ANALYSIS
143
              NewCurrentPrefix="FREQ"
144
              ACCoupled (
145
                      StartFrequency=1e3 EndFrequency=1e14
146
                      NumberOfPoints=1000 Decade
147
                      Node(nd ns ng nsub) Exclude("vg" "vs" "vd" "vsub")
148
149
                      ACExtract = "OnodeOfreq"
150
                      )
                      { Poisson Contact Circuit Electron Hole }
151
152
     }
153
```

8.2 Modified BSIM-CMG-NS code

8.2.1 BSIM-CMG-NS n-type NS-GAAFET code, body

```
1
          //DEFINITION PARAMETERS FOR MODIFICATION
2
3
           Nsh = 3;
           tsp = 10e-9;//m
\mathbf{4}
           Hstack = Nsh * HFIN + (Nsh)* (tsp);
\mathbf{5}
           Epseq = 0;
6
7
          NBODY_AV = (NBODY_top + NBODY_mid +NBODY_bottom) /Nsh;
8
          NSD_AV = (NSD_top + NSD_mid +NSD_bottom) /Nsh;
9
10
          // Constants
          if ( TYPE == ntype ) begin
11
             devsign = 1;
12
          end else begin
13
14
             devsign = -1;
15
          end
16
          epssub
                   = EPSRSUB * EPSO;
17
          epssp
                   = EPSRSP * EPS0;
18
          cbox
                   = EPSROX * EPSO / EOTBOX;
19
          epsratio = EPSRSUB / EPSROX;
20
     ^{21}
           2: begin // Quadruple Gate
22
                    if (!$param_given(TFIN_TOP) || !$param_given(TFIN_BASE)) begin
23
                        Weff_UFCM = Nsh * (2.0 * HFIN + 2.0 * TFIN*FECH);
^{24}
25
                    Epseq = ( (TIL * EPSROX * EPSO ) + (THK * EPSRHK * EPSO ) ) /(THK+TIL);
26
                       Cins = Weff_UFCM * Epseq / (THK+ TIL);
27
                        Ach = Nsh* HFIN * TFIN;
28
                             = (2.0 * Cins / (Weff_UFCM * Weff_UFCM * epssub / Ach));
                       rc
29
                        Qdep_ov_Cins = - q * NBODY_i * Ach / Cins;
30
31
                    end else begin
                       Weff_UFCM = 2.0 * sqrt(HFIN * HFIN +
32
                        (TFIN_TOP - TFIN_BASE) * (TFIN_TOP - TFIN_BASE) / 4.0) +
33
                       TFIN_TOP + TFIN_BASE;
34
                       Cins = Weff_UFCM * EPSROX * EPSO / EOT;
35
                        Ach = HFIN * (TFIN_TOP + TFIN_BASE) / 2.0;
36
                       rc = (2.0 * Cins / (Weff_UFCM * Weff_UFCM * epssub / Ach));
37
                        Qdep_ov_Cins = - `q * NBODY_i * Ach / Cins;
38
                    end
39
40
                end
          41
42
          // Vgs Clamping for Inversion Region Calculation in Accumulation
43
              u0_av = (U0_top + U0_mid +U0_bottom) /Nsh;
44
                 = u0_av * cox * Weff0 / Leff;
          beta0
45
                  = -(dvch_qm +
          TΟ
46
          nVtm * lln(2.0 * cox * Imin / (beta0 * nVtm * `q * Nc * TFIN)));
47
                   = vgsfb + TO + DELVTRAND;
          T1
48
```

```
vgsfbeff = hypsmooth(T1 , 1.0e-4) - T0;
```

49 50

1

8.2.2 BSIM-CMG-NS p-type NS-GAAFET code, body

```
//DEFINITION PARAMETERS FOR MODIFICATION
\mathbf{2}
           Nsh = 3;
3
           tsp = 10e-9;//m
4
           Hstack = Nsh * HFIN + (Nsh)* (tsp);
\mathbf{5}
6
           Epseq = 0;
7
8
          NBODY_AV = (NBODY_top + NBODY_mid +NBODY_bottom) /Nsh;
9
          NSD_AV = (NSD_top + NSD_mid +NSD_bottom) /Nsh;
10
          NSDE_AV = (NSDE_top + NSDE_mid +NSDE_bottom) /Nsh;
11
12
13
          // Constants
14
          if ( TYPE == `ntype ) begin
15
             devsign = 1;
16
          end else begin
17
             devsign = -1;
18
19
          end
20
                    = EPSRSUB * EPSO;
21
          epssub
                    = EPSRSP * EPS0;
          epssp
22
                    = EPSROX * EPSO / EOTBOX;
          cbox
23
          epsratio = EPSRSUB / EPSROX;
24
25
     26
27
          2: begin // Quadruple Gate
                    if (!$param_given(TFIN_TOP) || !$param_given(TFIN_BASE)) begin
^{28}
                        Weff_UFCM = Nsh * (2.0 * HFIN + 2.0 * TFIN*FECH);
29
30
                    Epseq = ( (TIL * EPSROX * EPSO ) +
31
       (THK * EPSRHK * EPSO ) ) / (THK+TIL) ;
32
                        Cins = Weff_UFCM * Epseq / (THK+ TIL);
33
34
                        Ach = Nsh* HFIN * TFIN;
35
                        rc = (2.0 * Cins / (Weff_UFCM * Weff_UFCM * epssub / Ach));
36
                         Qdep_ov_Cins = - q * NBODY_i * Ach / Cins;
37
                     end
38
                     else begin
39
              Weff_UFCM = 2.0 * sqrt(HFIN * HFIN + (TFIN_TOP - TFIN_BASE) *
40
               (TFIN_TOP - TFIN_BASE) / 4.0) +
                                                        TFIN_TOP + TFIN_BASE;
41
                        Cins = Weff_UFCM * EPSROX * EPSO / EOT;
42
                        Ach = HFIN * (TFIN_TOP + TFIN_BASE) / 2.0;
43
                        rc
                              = (2.0 * Cins / (Weff_UFCM * Weff_UFCM * epssub / Ach));
44
                         Qdep_ov_Cins = - q * NBODY_i * Ach / Cins;
45
                     end
46
```

```
Appendix
```

```
end
47
    ^{48}
49
          u0_av = (U0_top + U0_mid +U0_bottom) /Nsh;
50
          beta0 = u0_av * cox * Weff0 / Leff;
T0 = -(dvch_qm + nVtm *
51
52
          lln(2.0 * cox * Imin / (beta0 * nVtm * `q * Nc * TFIN)));
T1 = vgsfb + T0 + DELVTRAND;
53
54
           vgsfbeff = hypsmooth(T1 , 1.0e-4) - T0;
55
56
57
58
59
```

Bibliography

- [1] G. E. Moore. "Cramming more components onto integrated circuits". In: (1965).
- [2] Mark Lapedus. "https://semiengineering.com/whats-after-finfets/". In: (2017).
- [3] IRDS experts. "IRDS Roadmap". In: (2022).
- [4] J. Conde et al. "3D Simulation of Triple-Gate MOSFETs". In: (2010), pp. 409–411.
 DOI: 10.1109/MIEL.2010.5490454.
- [5] A. Veloso et al. "Nanosheet FETs and their Potential for Enabling Continued Moore's Law Scaling". In: (2021), pp. 1–3. DOI: 10.1109/EDTM50988.2021.9420942.
- [6] Abhishek Kumar et al. "Analog and RF performance of a multigate FinFET at nano scale". In: Superlattices and Microstructures 100 (2016), pp. 1073-1080. ISSN: 0749-6036. DOI: https://doi.org/10.1016/j.spmi.2016.10.073. URL: https://www.sciencedirect.com/science/article/pii/S0749603616309557.
- [7] Avirup Dasgupta et al. "BSIM Compact Model of Quantum Confinement in Advanced Nanosheet FETs". In: *IEEE Transactions on Electron Devices* 67.2 (2020), pp. 730–737. DOI: 10.1109/TED.2019.2960269.
- [8] M. Radosavljević et al. "Opportunities in 3-D stacked CMOS transistors". In: (2021), pp. 34.1.1–34.1.4. DOI: 10.1109/IEDM19574.2021.9720633.
- S. Subramanian et al. "First Monolithic Integration of 3D Complementary FET (CFET) on 300mm Wafers". In: (2020), pp. 1–2. DOI: 10.1109/VLSITechnology18217. 2020.9265073.
- [10] Daniel Nagy et al. "Benchmarking of FinFET, Nanosheet, and Nanowire FET Architectures for Future Technology Nodes". In: *IEEE Access* 8 (2020), pp. 53196–53202. URL: https://api.semanticscholar.org/CorpusID:214692567.
- [11] Jun-Sik Yoon et al. "Optimization of nanosheet number and width of multi-stacked nanosheet FETs for sub-7-nm node system on chip applications". In: Japanese Journal of Applied Physics 58.SB (Mar. 2019), SBBA12. DOI: 10.7567/1347-4065/ ab0277. URL: https://dx.doi.org/10.7567/1347-4065/ab0277.
- [12] Aruna Neelam and P. Prithvi. "Performance Evaluation of GAA Nanosheet FET with Varied Geometrical and Process Parameters". In: *Silicon* 14 (Feb. 2022), pp. 1– 11. DOI: 10.1007/s12633-022-01695-7.

- [13] F. Bufler and L. Smith. "3D Monte Carlo simulation of FinFET and FDSOI devices with accurate quantum correction". In: *Journal of Computational Electronics* 12 (Dec. 2013), pp. 651–657. DOI: 10.1007/s10825-013-0518-z.
- [14] Juan P. Duarte et al. "BSIM-CMG: Standard FinFET compact model for advanced circuit design". In: (2015), pp. 196–201. DOI: 10.1109/ESSCIRC.2015.7313862.
- Fabrizio Mo et al. "NS-GAAFET Compact Modeling: Technological Challenges in Sub-3-nm Circuit Performance". In: *Electronics* 12.6 (2023). ISSN: 2079-9292. DOI: 10.3390/electronics12061487. URL: https://www.mdpi.com/2079-9292/12/6/ 1487.
- [16] Navid Paydavosi et al. "BSIM SPICE models enable FinFET and UTB IC designs". In: IEEE Access 1 (Jan. 2013), pp. 201–215. DOI: 10.1109/ACCESS.2013.2260816.
- [17] W. Shockley. "A Unipolar "Field-Effect" Transistor". In: *Proceedings of the IRE* 40.11 (1952), pp. 1365–1376. DOI: 10.1109/JRPROC.1952.273964.
- [18] J. Duarte. "Mathematical Compact Models of Advanced Transistors for Numerical Simulation and Hardware Design". In: (2018).
- [19] Baokang Peng et al. "Compact modeling of quantum confinements in nanoscale gate-all-around MOSFETs". In: *Fundamental Research* (Feb. 2023). DOI: 10.1016/ j.fmre.2022.09.035.
- Giuseppe Carlo Tettamanzi. "Unusual Quantum Transport Mechanisms in Silicon Nano-Devices". In: Entropy 21.7 (July 2019), p. 676. ISSN: 1099-4300. DOI: 10.3390/ e21070676. URL: http://dx.doi.org/10.3390/e21070676.
- [21] Fatimah K A Hamid et al. "Modeling of inversion and centroid charges of long channel strained-silicon surrounding gate MOSFETs incorporating quantum effects". In: Semiconductor Science and Technology 35.2 (Jan. 2020), p. 025010. DOI: 10. 1088/1361-6641/ab5d90. URL: https://dx.doi.org/10.1088/1361-6641/ab5d90.
- [22] Mingchun Tang et al. "Quantum compact model for ultra-narrow body FinFET". In: (2009), pp. 293–296. DOI: 10.1109/ULIS.2009.4897593.
- [23] Chetan Kumar Dabhi and Yogesh Chauhan. "Compact Modeling of FinFET and FDSOI FET: GIDL, Noise, RF and Negative Capacitance Effect". In: (Mar. 2021).
- [24] Garima Gill et al. "Compact Modeling of Impact Ionization in High-Voltage Devices". In: *IEEE Transactions on Electron Devices* 70.5 (2023), pp. 2389–2394. DOI: 10.1109/TED.2023.3253101.
- [25] Konstantinos Rogdakis et al. "Backscattering coefficient in gate-all-around 3C-SiC nanowire FETs". In: (2009), pp. 504–507.
- [26] Stefano Poli and Marco G. Pala. "Full Quantum Investigation of Low Field Mobility in Short-Channel Silicon Nanowire FETS". In: (2009), pp. 1–4. DOI: 10.1109/ SISPAD.2009.5290193.
- [27] Stefano Poli, Marco G. Pala, and Thierry Poiroux. "Full Quantum Treatment of Remote Coulomb Scattering in Silicon Nanowire FETs". In: *IEEE Transactions on Electron Devices* 56.6 (2009), pp. 1191–1198. DOI: 10.1109/TED.2009.2019380.

- [28] Pratik B. Vyas, Maarten L. Van de Putt, and Massimo V. Fischetti. "Quantum Mechanical Study of Impact of Surface Roughness on Electron Transport in Ultra-Thin Body Silicon FETs". In: (2018), pp. 1–4. DOI: 10.1109/NMDC.2018.8605895.
- [29] John R. Barker and Antonio Martinez. "Remote soft-optical phonon scattering in Si nanowire FETs". In: (2014), pp. 1–3. DOI: 10.1109/IWCE.2014.6865851.
- [30] K. Kennet. "The Designer's Guide to SPICE and Spectre". In: (1995).
- [31] Cadence Design Systems. "Spectre Circuit Simulator User Guide". In: (2002).
- [32] Inc Synopsys. "Sentaurus Process User Guide". In: (Mar. 2013).
- [33] Gerhard Hobler, Erasmus Langer, and Siegfried Selberherr. "Two-Dimensional Modeling of Ion Implantation". In: (July 1986).
- [34] N. Loubet et al. "Stacked nanosheet gate-all-around transistor to enable scaling beyond FinFET". In: (June 2017), T230–T231. DOI: 10.23919/VLSIT.2017.7998183.
- [35] Sanguk Lee et al. "Optimization of Ge Mole Fraction in Sacrificial Layers for Sub-3nm Node Silicon Nanosheet FETs". In: (2023), pp. 1–3. DOI: 10.1109/EDTM55494.
 2023.10103062.
- [36] Shuo Zhang et al. "Design Considerations for Si- and Ge-Stacked Nanosheet pMOS-FETs Based on Quantum Transport Simulations". In: *IEEE Transactions on Elec*tron Devices 67.1 (2020), pp. 26–32. DOI: 10.1109/TED.2019.2954308.
- [37] Lining Zhang et al. "Bandstructures of unstrained and strained silicon nanowire". In: (2010), pp. 1877–1879. DOI: 10.1109/ICSICT.2010.5667741.
- [38] Rihito Kuroda et al. "Carrier mobility characteristics of (100), (110), and (551) oriented atomically flattened Si surfaces for fin structure design of multi-gate metal-insulator-silicon field-effect transistors". In: Japanese Journal of Applied Physics 53.4S (Feb. 2014), 04EC04. DOI: 10.7567/JJAP.53.04EC04. URL: https://dx.doi.org/10.7567/JJAP.53.04EC04.
- [39] Qing-Tai Zhao et al. "Ultrathin epitaxial Ni-silicide contacts on (100) Si and SiGe: Structural and electrical investigations". In: *Microelectronic Engineering* 107 (2013), pp. 190-195. ISSN: 0167-9317. DOI: https://doi.org/10.1016/j.mee.2012.
 10.014. URL: https://www.sciencedirect.com/science/article/pii/ S0167931712005618.
- [40] N. Loubet et al. "A Novel Dry Selective Etch of SiGe for the Enablement of High Performance Logic Stacked Gate-All-Around NanoSheet Devices". In: (2019), pp. 11.4.1– 11.4.4. DOI: 10.1109/IEDM19573.2019.8993615.
- [41] F. Faggin, T. Klein, and L. Vadasz. "Insulated gate field effect transistor integrated circuits with silicon gates". In: (1968), pp. 22–22. DOI: 10.1109/IEDM.1968.187948.
- [42] M.G. Ancona et al. "Density-gradient analysis of MOS tunneling". In: IEEE Transactions on Electron Devices 47.12 (2000), pp. 2310–2319. DOI: 10.1109/16.887013.
- [43] M. Ancona. "Density-gradient theory: A macroscopic approach to quantum confinement and tunneling in semiconductor devices". In: Journal of Computational Electronics 10 (June 2011), pp. 65–97. DOI: 10.1007/s10825-011-0356-9.

- [44] Andreas Wettstein, Oleg Penzin, and Eugeny Lyumkis. "Integration of the Density Gradient Model into a General Purpose Device Simulator". In: VLSI Design 15 (Dec. 2002). DOI: 10.1080/1065514021000012363.
- [45] David K Ferry et al. "A review of quantum transport in field-effect transistors". In: Semiconductor Science and Technology 37.4 (Feb. 2022), p. 043001. DOI: 10.1088/ 1361-6641/ac4405. URL: https://dx.doi.org/10.1088/1361-6641/ac4405.
- [46] Samik Mukherjee et al. "Atomistic and Optical Properties of Group IV Ultrathin Superlattices". In: ECS Meeting Abstracts MA2018-02.31 (July 2018), p. 1077. DOI: 10.1149/MA2018-02/31/1077. URL: https://dx.doi.org/10.1149/MA2018-02/31/1077.
- [47] Colonna A. "Optimization of NS-GAAFET technology through low-k dielectrics for spacer fabrication." In: *Politecnico di Torino* (2023).