Politecnico di Torino (logo)

Implementation of neural networks systems on FPGA for feature detection

Andrea Petrini

Implementation of neural networks systems on FPGA for feature detection.

Rel. Maurizio Zamboni, Carlo Ricciardi. Politecnico di Torino, Corso di laurea magistrale in Nanotechnologies For Icts (Nanotecnologie Per Le Ict), 2019

PDF (Tesi_di_laurea) - Tesi
Licenza: Creative Commons Attribution Non-commercial No Derivatives.

Download (1MB) | Preview

This report presents the results of the work done for the Fasteye camera project inside CSEM. The overall camera system is depicted in Figure 1. The image (or video) captured by the sensor is transferred to the FPGA board which processes the data and feeds them into the external, main memory. From the latter the data are then moved through the USB interface toward the USB connector, and eventually to a peripheral device (e.g., a laptop). The main aim was to create a reliable, generic interface between the sensor interface) and the FINN accelerator block within the Datapath. FINN, which had already been implemented inside the system, is a framework for building fast, scalable Binarized Neural Network inference accelerators on FPGA. The addition of a neural network to the camera is motivated by the possibility to create an extremely fast feature recognition tool for images and video recordings, which allows for interesting applications such as material defects detection. The aforementioned interface is intended to feed the FINN with meaningful data. As an additional goal, the work aimed at making the existing k325-mercury enclustra-based framework compatible with a simpler FPGA system (k160-mercury board), adding new features and without losing the preexistent functionalities. A version for the k160 board was already been developed, but with less features. Results of the implementation are presented in the last section.

Relators: Maurizio Zamboni, Carlo Ricciardi
Academic year: 2019/20
Publication type: Electronic
Number of Pages: 50
Corso di laurea: Corso di laurea magistrale in Nanotechnologies For Icts (Nanotecnologie Per Le Ict)
Classe di laurea: New organization > Master science > LM-29 - ELECTRONIC ENGINEERING
Aziende collaboratrici: CSEM SA
URI: http://webthesis.biblio.polito.it/id/eprint/12605
Modify record (reserved for operators) Modify record (reserved for operators)