

ROBUSTNESS TO SOFTWARE ERRORS IN A SYSTEM ON CHIP INTERCONNECT STMICROELECTRONICS

Thomas MARTIN

I realized my 6 months internship at STMicroelectronics Grenoble in hardware digital design for a division which is in charge of designing ASICs for Aerospace, defense, microwave communication and mass market applications.

Details on the work carried out during the internship on the verso.



**GRENOBLE-INP
PHELMA**

NANOTECH

MASTER THESIS

**DIGITAL
ELECTRONICS**



**SUPERVISORS:
IGNAZIO URZI
(COMPANY)
LORENA ANGHEL
(SCHOOL)**

STMICROELECTRONICS

12 Rue Jules Horowitz, 38000
Grenoble

From 2/11/19 to 8/09/19



Microcontroller and IC digital
group
Aerospace and Microwave
Communication division



```

1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
4
5 entity signed_adder is
6 port
7 (
8   aclr : in std_logic;
9   clk  : in std_logic;
10  a    : in std_logic_vector;
11  b    : in std_logic_vector;
12  q    : out std_logic_vector
13 );
14 end signed_adder;
15
16 architecture signed_adder_arch of signed_adder is
17   signal q_s : signed(a'high+1 downto 0); -- extra bit wide
18
19 begin
20   signed_adder_arch:
21     report "Port A must be the longer vector if different sizes!"
22     severity failure;
23     q <= std_logic_vector(q_s);
24
25   adding_proc:
26     process (aclr, clk)
27     begin
28       if (aclr = '1') then
29         q_s <= (others => '0');
30       elsif rising_edge(clk) then
31         q_s <= ('0' & signed(a)) + ('0' & signed(b));
32       end if; -- clk'd
33     end process;
34
35 end signed_adder_arch;

```



IPs microarchitecture, RTL design, UVM based standalone functional verification and synthesis have been carried out based on system specifications for enhancing the stability and security of the interconnect of new microprocessors. All the design is fully configurable to be easily integrated into other systems and synthesizable with the required timing constraints of the first targeted SoC.



MICRO-ARCHITECTURE

RTL DESIGN

VERIFICATION

SYNTHESIS

LANGUAGES AND TOOLS:
 VHDL, VERILOG,
 SYSTEMVERILOG, IP-XACT,
 CADENCE, SYNOPSIS,
 MAGILLEM

SOURCES

All the images used in the poster are non-contractually binding to the real performed activities.

- STMicroelectronics general presentation
- <https://anysilicon.com/understanding-amba-bus-architecture-protocols/>
- <https://github.com/chipsalliance/rocket-chip/issues/1046>
- <https://vlsi.eelabs.technion.ac.il/experiments/editorial-experiment/>