

Politecnico di Torino

Master's Degree Thesis

Routing Congestion Tracing in High-Level Synthesis Flow of FPGA based Systems

Supervisor

Candidate

Prof. Luciano Lavagno Dept of Electronics and Telecommunications

Muhammad Tahir Rafiq Master's Degree in Electronic Engineering

Abstract

In the current electronic design, logic synthesis that starts from an RTL description of the design has been the dominant method to implement digital systems on both FPGAs and application specific chips. But in the recent times, High-Level Synthesis (HLS) has become a preferred choice of hardware designers and engineers for implementing complex digital designs. State of the art EDA flows have also incorporated HLS based design techniques.

High-Level Synthesis or HLS is an automated process that accepts synthesizable code written using high-level languages e.g. C, C++, SystemC and OpenCL (Open Computing Language) and transforms them to an RTL design. This design is then implemented on hardware devices e.g. FPGAs. FPGAs have limited hardware resources in terms of logic cells, and interconnects that contain wires that are routed to implement power supply, clock and signal nets.

During the routing process in the design implementation flow, congestion is generated if resource utilization is high or the design is very complex. This routing congestion forces router to detour the tracks thus increasing the clock period and in some cases the tool is even unable to route the design and the implementation process fails. This situation leads to difficult timing closure of design and longer design cycles. Error messages and reports that indicate routing congestion contain information only about the congested cells and congestion windows. Unfortunately there is no simple traceable link available that can help designer comprehend what section of high level code is the main source of this routing congestion.

Design tools like Xilinx Vivado Design Suite contain some information to avoid congestion but it is more relevant to the RTL descriptions and is focused on iterative patterns of RTL design cycles to alleviate congestion. Congestion report generated by Vivado indicates enormous number of complex RTL net names that are automatically assigned to the nets during HLS and that are responsible for the congestion present in the design. Although present in the auto-generated RTL descriptions of design, these complex net names are not explicitly related with the high level instructions responsible for the creation of these nets.

The main aim of this research work is to analyze the routing congestion phenomena in FPGAs and to generate a correlation between the HLS code and the congested nets and windows information reported by Vivado Design Suite during the placement and implementation phase of design flow. A novel technique has been devised that collects data generated by the tools in various files during the design flow and the result is correlation information between high-level code and the congested windows on the FPGA. This correlation information indicates the specific high-level instructions responsible for routing congestion in a quantitative manner, and is very useful for designers to eliminate congestion in early design stages without digging deeply into the auto generated complex RTL descriptions of designs. Based on this high-level congestion information, some counter measures like modifying the source code without losing functionality and efficiency of

design and the use of some suitable HLS directives, are also proposed in the end. The effectiveness of this technique is demonstrated using a Complex Discrete Fourier Transform Design to eliminate congestion at the C++ source level.

ACKNOWLEDGEMENTS

I am thankful for the cooperation and support from the professors and students of our research group, particularly head of research group and my thesis supervisor Prof. Luciano Lavagno. Without his guidance and patient supervision, this work was not accomplishable for me.

I dedicate this work to all my teachers and professors from all stages of my academic career; they were always there to rescue me from all the crisis and problems related to the academia. Learning without moral character building is useless from the perspective of contribution made towards society. I was blessed to have the mentors who were very focused on both academic aspects and the moral uprising of their students.

Table of Contents

1	Higl	High-Level Synthesis				
	1.1	Intro	oduction	- 6		
	1.1.	1	VLSI Design of Digital Systems	- 6		
	1.1.2 1.1.3		Y-Chart Based Design Methodology	- 7		
			Drawback of Traditional RTL Approach	- 8		
	1.1.4		Automation of RTL Generation	- 9		
	1.2 Advantag		antages of HLS	- 9		
1.3 Limitations of HLS		Limi	tations of HLS	11		
	1.4	High	n Level Languages used for HLS	11		
	1.5	Тоо	ls implementing High-Level Synthesis	12		
	1.5.	1	Vivado HLS	12		
	1.5.	2	Mentor Catapult	12		
	1.5.	3	Intel HLS Compiler for Intel Quartus Prime Design Software	13		
	1.6	HLS	design Flow Description	13		
2	Xilir	ıx Viv	vado HLS based RTL design for FPGAs	16		
	2.1	.1 Introduction		16		
	2.2	Desi	ign Flow in Vivado HLS	18		
	2.2.	1	Create a New Project	18		
	2.2.2		Validate the C Source Code	18		
2.2.3		3	High-Level Synthesis Error! Bookmark not define	ed.		
	2.2.	4	RTL Verification	19		
	2.2.	5	IP Block Generation	19		
2.3 Softwa		Soft	ware Compilation Process	20		
	2.3.	1	Scheduling	20		
2.3.		2	Pipelining	20		
	2.3.	3	Dataflow	20		
	2.4	Viva	do HLS TCL Command Interface	21		
3	Xilir	ıx Viv	/ado Design Suite	22		
	3.1	Intro	oduction	22		
	3.2	Xilin	x FPGA Architecture	22		
	3.2.	1	Main Elements of a Xilinx FPGA	22		

	3.2.	2	Advanced Resources on a Xilinx FPGA	-23
3.3 HI		HLS	IP to Final FPGA Design	-24
	3.3.	1	Generate Vivado HLS IP Block	-24
	3.3.	2	Create Vivado Design Suite Project	-24
3.3.3		3	Add HLS IP to IP Repository	-25
	3.3.	4	Create a Block Design	-25
3.3.5		5	Verification of Design	-25
3.3.		6	RTL Analysis	-25
3.3.7		7	Final Steps in Design Flow	-26
	3.4	TCL	Console Based Flow	-26
4	Rou	ting (Congestion in FPGA Based Designs	-27
	4.1	Intro	oduction	-27
	4.2	Con	gestion in Routing Process	-27
	4.3	Drav	wbacks of Routing Congestion	-28
	4.4	Rou	ting Congestion Estimation	-28
4.5		Diag	nosing Congestion in Xilinx FPGA Based Design	-29
	4.6	Met	hods for Reducing Congestion	-31
5	Trac	ing C	ongestion back to High-Level Design	-33
	5.1	Intro	oduction	-33
	5.2	Disc	rete Fourier Transform Implementation	-33
5.3		Back-Annotation Flow		
	5.4	High-Level Synthesis of NDFT		-34
	5.4.	1	HLS Project Creation	-34
	5.4.	2	HLS Project Synthesis	-38
	5.4.	3	Export RTL for Vivado	-40
	5.5	Viva	do HLS Database Files	-41
5.6		Processing of .adb Files		-41
	5.7	Pars	ing .adb Files	-42
	5.8	Con	gestion Reporting in Vivado Design Suite	-43
	5.9	Rep	orting Nets of Congested CLBs	-45
	5.10	Corr	elation between High-Level Code and Congested Nets	-47
	5.11	Chai	nges in High-Level Design	-52
6	Con	clusio	ons and Recommendations	-54
	6.1	Com	parison of Routing Congestion	-54
	6.2	Reco	ommendations for Future Work	-56

1 High-Level Synthesis

1.1 Introduction

High-Level Synthesis transform a high level language (C, C++ or SystemC) design specifications into an RTL implementation that can be further synthesized for hardware construction on ASIC or FPGA device. High-Level Synthesis is an automated design process, to better understand this process; some basic concepts of digital design are first produced here.

1.1.1 VLSI Design of Digital Systems

To well understand the nature and evolution of High-Level Synthesis it would be quite advantageous to consider the VLSI design of digital systems. VLSI or very large scale integration is a process that yields a hardware integrated chip by combining a large numbers of transistors present on that chip. The process of VLSI began in the early 1970s when technologies related to semiconductors were evolving. From its earliest implementation compared with current high density chips, number of transistors on a unit area has increased in almost an approximate order. The very first step in the VLSI Design flow is 'Design Specifications'. In some cases Design Specifications is a simple written document but to implement a real word digital system, most often an executable model based on C, C++ or MATLAB is generated. SystmeC is a new addition in this list to create an executable model. At this stage no hardware information is included and focus is mainly to validate and verify the behavior of system. After success fully testing this model for functional accuracy, further design flow includes multiple steps that map this basic design to the actual hardware implementation. Now comes the architectural part, where first step before any optimization is to implement the desired functionality. If the functionality defines "what" the system does, the architecture defines "how" the system does it, with direct consequences on performance, area, and power consumption.^[1]

Figure 1-1 shows a typical VLSI circuit design flow with block representing different levels of design and placed in a design flow sequence.



Figure 1-1: VLSI IC Circuits Design Flow

After the formal definition of architecture, the next step in the design flow is to generate an RTL description in Verilog or VHDL. This is a non-trivial, cyclic and extremely time consuming process in which this manually coded piece of HDL language is tested, bugs are sorted and fixed and ultimately verified through an HDL based test bench.

1.1.2 Y-Chart Based Design Methodology

Another interesting approach to view the VLSI design technique is Y-Chart Based Design Methodology. Gajski and Kuhn presented a Y-chart^[2] that shows three different representations of the same system from three different angles. Y-Chart has three branches each representing Behavioral, structural and physical views. Then there are circles crossing each branch and shows the specific abstraction level.



Figure 1-2: Gajski-Kuhn Y-chart [2]

1.1.3 Drawback of Traditional RTL Approach

With the increase in the functionality and complexity of digital designs, manually generating RTLs from behavioral models became tedious as more bigger is the system and higher is the complexity of application, there are more chances of errors and design cycle can have possibly more iteration and hence larger design time. This was not a very good aspect of modern market driven digital projects where if deadlines or not met, the only utilization of the design and project is to dispose it into the waist bin. It is very hard to design a 5G chip using the methods and tools that were evolved and been used in the past century.

Ever increasing complexity and more and more number of required transistors for a modern day digital design are a harsh reality for the designers. One more aspect that has emerged as a hurdle for the traditional VLSI approach is the low power requirement in design. Low power design for the portable systems is a major requirement and popularity and use of low power portable devices is increasing day by day. Low power design is also a must for the systems implementing IOT (Internet of Things) networks.

Higher complexity of systems, dealing with billions of transistors on a very small chip area, multi-core chip design, high frequency and low power requirements, mixed signal SOC's

with both digital and analog parts and the use of on chip testing circuitry have been proving a serious blow to the classic VLSI design approach of modern digital systems.

1.1.4 Automation of RTL Generation

To cope up the problems faced by designers in modern day digital design, High Level Synthesis (HLS) has emerged as a strong alternative of traditional manual RTL generation technique. The main task of High-Level Synthesis is to convert a high-level description of a design to an RTL netlist in an automated way. There has been devised a large variety of tools that accepts as input designs based on High-level languages, Behavioral hardware description languages and state diagrams and generates structural RTLs based on the constraints like area and delay defined by the designer.

The evolution of High-Level Synthesis can be divided into three generations, plus a prehistoric period. Prehistoric period of HLS evolution was in 1970s, first generation spans over 1980s and earlier 1990s, second generation covers time from mid 1990s to early 2000s, after second generations end to current day, we are seeing the third generation of HLS.^[3] In ^[3] it is also forecasted that a four generation would possibly come after this third generation. Currently the dominant HLS approach is C-based and centered on data path oriented applications. Many recent EDA tools are using this approach.

1.2 Advantages of HLS

There is a gradual increase in the sale of HLS tools in the commercial market. It is shown in the figure 1-3.



Figure 1-3: Sales of Electronic System-Level Synthesis Tools [Source: Gary Smith EDA statistics]

HLS is gaining a market success and popularity among designers due to its various distinct features. The main task of High-Level Synthesis is to generate error free RTL from input abstract specifications. *By using HLS, design teams greatly accelerate design time while also reducing the overall verification effort.*^[1] *With High-Level Synthesis, code can be relatively easily ported from software to a hardware implementation.*^[4]

The main advantages of High-Level Synthesis can be summarized in the following points:

- High-level synthesis has the ability to perform significant changes in the system in early stages of design cycle.
- A related advantage of High-level synthesis is ease of maintenance.
- Design through High-Level Synthesis offers huge savings in terms of time-to-market.
- High-level synthesis uses popular and well established high-level languages, like C and C++.
- In many cases, design of control path is mostly implicit in the language representation.
- High-Level Synthesis tools analyze the structures of algorithms like loops and branches to extract and build the control path in an automated way
- Latest state of the art High-Level Synthesis tools are capable to exploit the parallelism in high level code in the following main methods
 - Pipelining can be implemented in the design to full fill the timing constraints
 - Loop unrolling technique is applied
 - Many parallel hard ware units are built to parallelized the iterations
- Trade-off between speed and hardware resources can be made by design space exploration with different combinations
- In High-level synthesis domain, there are software profiling tools that are proved helpful in identifying the bottlenecks in the design phase
- High-level synthesis tools are capable of providing the resource estimates without actually synthesizing the resulting RTL. These estimates are reasonably accurate.
- Multiple designs are generated and simulation or verification for each design pretty fast when using HLS tools.
- In High-Level Synthesis verification takes place at a higher level^[5]
- Some High-Level Synthesis tools are capable of generating the RTL test-benches automatically from the high level verification code.
- When code is efficiently structured, state of the art HLS tools can produce designs that are comparable to hand-coded RTL in terms of speed and resources.
- High-level synthesis has proved to be more efficient in terms of reducing design and verification efforts and effective reuse
- As High-Level Synthesis flows can save time in R&D effort when properly utilized, this saving of resources can be utilized where it really matters
- Now a day, High-Level Synthesis tools are developed and equipped with the necessary technology to make them truly production-worthy

• Earlier HLS tools were limited to data path designs but now they are capable of dealing with designs of complete systems, with control logic and complex SoC interconnects.

1.3 Limitations of HLS

While the advantages offered by High-Level Synthesis are quiet obvious, there is also the other side of the picture. Unluckily High-Level Synthesis is not as simple as compiling a code for hardware. With most tools, the algorithm must be written in a particular style to enable the synthesis tools to identify and exploit parallelism.^[1] In this case code has to be restructured, in some cases even without this restructuring; HLS tools can yield a hardware design but in most cases performance of this system is poor. HLS tools have some serious limitations, use of High level languages is restricted as there are many non-synthesizable constructs that needs to be addressed. When these are handled to make them synthesizable, in many cases quality of the design is compromised. A single high level code usually generates multiple RTL, so designer has to look for the optimal choice among these designs.

When it comes to FPGA's, the ultimate design is obviously hard ware, not a software design. The synthesis languages, both HDLs and C based, describes a hard ware regardless of the fact that these languages can be adopted from software design roots. Every statement in the code yields a hardware unit that must be physically built; it is not like an instruction that is meant to be executed on a processor. When designer has a software background, he can treat the synthesis languages in software manner and it leads to inefficient use of hardware. While algorithmic representation for software is mature, for hardware realization it is still in its relative infancy in spite of ongoing research in this area.^[4]

There are certain issues in hardware that is resulted through design by HLS languages. *Algorithms based strongly on pointers and pointer arithmetic do not synthesize well to hardware*.^[6] Recursion, a well-established technique in software design, is not well interpreted into hardware designs. High-Level Synthesis tools yields RTL that are not well readable by humans except is case of very simple designs. Although HLS alleviates the need of RTL programming but HLS generated RTL needs to be verified. If verification fails it is hard to settle this issue. Routing congestion in FPGA based designs, when resulted using High-Level Synthesis design tools, is extremely hard to address at the High-level code. Addressing this issue is the overall topic of this thesis work.

1.4 High Level Languages used for HLS

Most prominent feature of High-Level Synthesis is that it enables the designer to program hardware systems like FPGAs using high level languages. Tools from different EDA vendors

use different high level languages to generate RTL. Following are the high level languages that are currently being used by EDA tools.

- C
- C++
- SystemC
- OpenCL
- C#
- Matlab
- Java

Output of the tools using above languages is mostly based on Verilog, VHDL, SystemVerilog or bitstream.

1.5 Tools implementing High-Level Synthesis

In the field of digital design, HLS design is turning to be a big success, that's why all major players of EDA arena have introduced their HLS tools to get the chunk of their market share. Some of these tools are Vivado HLS by Xilinx, Catapult by Mentor, HercuLeS by Ajax Compilers, Synphony-C by Synopsis, Stratus by Cadence, HLS Compiler for Intel Quartus Prime Design Software by Intel and the list continues. Three of these tools are briefly described below.

1.5.1 Vivado HLS

Vivado HLS tool by Xilinx is currently the most used High-Level Synthesis tools for FPGA based designs. *High-Level Synthesis transforms a C, C++ or SystemC design specification into a Register Transfer Level (RTL) implementation which in turn can be synthesized into a Xilinx Field Programmable Gate Array (FPGA).*^[7] Vivado HLS helps designer in focusing only the design functionality while RTL design is automatically created by tool using this functional specification. This feature of Vivado HLS is extremely beneficial in terms of design optimization and verification.

1.5.2 Mentor Catapult

Mentor has introduced its high level tool as 'Catapult C Synthesis tool'. This tool generates control based algorithm based RTL designs using C++ and SystemC source codes. These RTL can then be used for the designs meant for both FPGAs and ASICs and the verification of designs. Catapult is also equipped with High-Level Verification (HLV) tools that help designers in verification process at higher abstract level of design phase. Catapult High-Level Synthesis Platform is depicted in figure 1-4.^[8]



Figure 1-4: Catapult High-Level Synthesis Platform^[8]

1.5.3 Intel HLS Compiler for Intel Quartus Prime Design Software

Altera has been the major competitor of Xilinx in FPGA based design market until recent past. In 2015, Intel Corporation acquired Altera. Intel design Suite 'Intel Quartus Prime Design Software' contains a High-Level Synthesis tool 'Intel HLS Compiler'. This tool receives untimed C++ source code on its input and produces an RTL code that is of production-quality and is fully optimized for Intel FPGA based designs. This tool also reduces verification time needed for RTL verification by taking the abstraction level for verification at a higher level for FPGA hardware design.

1.6 HLS design Flow Description

High-Level Synthesis generates RTL implementation from high-level language source code. Control and data flow is extracted from the source code and the implementation of design is carried on hardware based on defaults and on directives used by the designer. This is a very generic description of High-level synthesis. While general design flow is quite similar, commercial tools from different EDA vendors implement HLS design flow in different patterns. In figure 1-5^[7] High-Level Synthesis overview of Vivado-HLS is shown.



Figure 1-5: High-Level Synthesis Use Model [7]

Using Catapult HLS simplifies the traditional design flow by automating the RTL generation based on a higher level functional description and architectural constraints. Using C++/SystemC, compared to RTL, reduces the number of lines of code up to 80%, making HLS code significantly easier to write and debug.^[8] The HLS technique adopted by Mentor Catapult is bit different and is summarized in the following figure 1-6.^[9]



Figure 1-6: HLS Technique adopted by Mentor Catapult

Catapult has the distinct capability of native support for both ANSI C++ and SystemC, this feature gives designers the freedom for choosing their preferred high-level language. *The database and smart caching techniques provide at least a 10X capacity improvement, making the synthesis of large subsystems possible.*^[8] *Catapult has micro-architectural exploration, which enables the designers to quickly produce higher quality designs through continuous refinement.*^[9]

2 Xilinx Vivado HLS based RTL design for FPGAs

2.1 Introduction

Programming model is of paramount importance for designs based on a hardware platform. Software algorithms are generally described through C/C++ or any other high level language. These algorithms are mainly used for the development of processor based systems using software compilers. There is a huge line of processors available in the market, both general purpose and specialized processors. Specialized processors include digital signal processor (DSP) and graphics processing unit (GPU). These processors execute codes from high level languages that are based on algorithms with required functional requirements. Increasing the clock frequency has remained the key parameter to enhance the speed of software executing in these processors. Then we saw a regime shift from increasing clock frequency to adding more processing cores per chip to achieve high performance from software designs. To get full benefits from multicore processors, designer needs to be capable of efficiently using the parallelization techniques.

Historically, the programming model of an FPGA was centered on register-transfer level (RTL) descriptions instead of C/C++. Although this model of design capture is completely compatible with ASIC design, it is analogous to assembly language programming in software engineering.^[10]

At earlier times, design effort to implement designs based on FPGAs was well above the typical software based systems. So FPGAs were used to implement high performance designs, which were hard to implement on traditional processors. Xilinx now claims to level this difference by the use of Xilinx Vivado High-Level Synthesis (HLS) compiler, which uses C/C++ programs to implement design on FPGAs. The comparison of RTL based FPGA design time and HLS based design time with their counterpart processor is depicted in following two figures 2-1 and 2-2.^[10]



Figure 2-1: Design Time vs. Application Performance with RTL Design Entry



Figure 2-2: Design Time vs. Application Performance with Vivado HLS Compiler

2.2 Design Flow in Vivado HLS^[11]

Vivado HLS flow starts with creation of a project with a source C/C++ file or files, and/or any header files and a test bench top level file. Test bench is not synthesized but used for the verification of design. Following are the design steps in Vivado HLS project design.

2.2.1 Create a New Project

- Open tool in GUI mode and create a new project and enter some suitable name
- Create/select the directory where project files are to be placed; A directly can be selected that is already having C/C++ files
- Add source/test bench/data files to the project that are present in the project directory, all header files present in the directory are automatically added to the project
- Specify the top-level function that is the main function of the synthesizable C/C++ file
- Each design can have different solutions, so select a solution name and set parameters like clock period and uncertainty. Select target Xilinx FPGA device/board

2.2.2 Validate the C Source Code

Next step in the design flow is to validate the C source code so that any error present is to be detected at the earliest stage. An advantage of Vivado HLS tool is that it can use high level test bench to verify the RTL. There is no need to specifically create a test bench at RTL level.

- Open test bench folder from explorer and double-click the top level test bench file, it is opened in the information pane
- Select the main() function in the test bench file that subsequently calls the other files to be synthesized at the end, for simulation/verification.
- Run C Simulation through button or menu.
- Result of simulation is shown on the screen

The main () function in the test bench must return some value in case of Vivado HLS. In case of successful verification of C code, the return value by test bench is zero. If any other value or no value is returned, this indicates that simulation has failed. In this case debugging of source code can be carried out. If return value is zero and simulation is successful, design is ready for high-level synthesis.

2.2.3 High-level synthesis

At this step, the design in C/C++ is synthesized to RTL design and a synthesis report is generated. This is done through Run C Synthesis tool button or from menu. On this code is synthesized and the generated report states parameters like Timing, Latency and usage of resources in full detail. Point to be noted here is that, these parameters are only approximations although very close to the final values that are obtained after place and route in the further design steps. During synthesis, functions/instructions of C code are transformed to hard ware units like Block RAMs, DSPs, FFs and LUTs. Total available hard ware resources in the device and approximated used by the synthesized design is also reported at this stage. It is helpful in selecting a device with requisite resources. As now design is at RTL level and not a mere C/C++ code, so interfaces are created and singles/control ports like clock, reset, idle, ready, start, stop, valid etc. are added automatically to the design at this stage and design can be re-synthesized to get the optimum version.

2.2.4 RTL Verification

This is the step where advantages of HLS are more apparent. As mentioned earlier, Vivado HLS re-use the test bench that was for C/C++ design also for generated RTL design verification. C test bench also generates input vectors for the generated RTL design. RTL design is simulated during this verification step. Output vectors from RTL design are then fed back again to test bench to verify the functionality of design if there exist such signals. Otherwise again the return value of test bench main function is evaluated for verification of RTL design. If the returned value by test bench is zero, RTL design is verified and evaluated positively, otherwise verification fails. Test bench should be carefully written, so that it returns zero value only in the case when all the functionality of the design is verified successfully and all the results are correct. To execute RTL verification, use toolbar button or menu bar.

2.2.5 IP Block Generation

The end result of Vivado HLS flow is to convert the design (RTLs) into an IP block that can be further used with other tools available in the Vivado Design Suite. To accomplish this task use Export RTL button or menu bar from solution menu. IP packager generates a package that is then included and used with Vivado IP Catalog. Some other options are also available at this step. Here project can also be finished along with incorporating 'place and route' option in this step. IP and project files are generated in the 'impl folder' containing 'IP folder' and .zip file for IP block and Verilog or VHDL folder with project.xpr file to be used as a project. Vivado HLS can generate RTLs in both Verilog and VHDL as per the choice of designer. After this, project can be exported to other tools like Vivado Design Suite for placing this design on a physical FPGA device.

2.3 Software Compilation Process ^[10]

The FPGA is an inherently parallel processing fabric capable of implementing any logical and arithmetic function that can run on a processor.^[10] While considering throughput device of an FPGA device and the memory bandwidth, to fully explore the capabilities of the device, Vivado HLS uses three distinct processes. To get best optimized hardware level solution of software based design, these three processes are the integral stages of compilation process. Subsequent are these three processes.

2.3.1 Scheduling

In scheduling, different control and data dependencies between different operations are explored. Vivado HLS explores dependencies among the operations based on their relevance in time and space. Through scheduling, compiler groups multiple operations to be executed in a single clock cycle. This allows the overlapping of function calls. This overlap is also termed as pipeline.

2.3.2 Pipelining

Theoretically, Pipelining is a subject of digital design, through which data dependencies are avoided and the level of parallelism is increased while performing a hardware implementation of an algorithm. During pipelining, hardware design is divided into independent stages, and all these stages run in parallel in one single clock cycle. Data received by each stage is computed from the results of preceding stage in the previous clock cycle.

2.3.3 Dataflow

Data flow is another technique to explore parallelisms, conceptually it is closer to pipelining, but dataflow exploits the parallelism present at coarse-grain level. It is linked with functions executing in parallel within a single clock cycle in terms of software execution. Interactions between different functions of a program are evaluated to get parallelism by Vivado HLS. Simple example to understand this concept is parallelism present between functions that work individually on different data sets and there is no communication between them. FPGA resources are allocated to each function distinctly and then these hardware blocks run with having any dependency among them.

2.4 Vivado HLS TCL Command Interface

The above procedure was based on GUI of Vivado HLS. For quick iterations and for the purpose of optimization of a design, TCL command file can be used. This TCL command file is generated for all projects created in Vivado HLS and can be further modified and used with TCL interface. This file contains all commands corresponding to the design steps performed in the above discussion for the creation of a Vivado HLS project. Parameters and commands can be added/removed and parameters can be varied and this file can be executed on command line interface of Vivado HLS to generate IP blocks or HLS design projects that are exactly the same as generated in the GUI version. During GUI based design, this file is generated automatically by tool and is placed in the solution directory with the name 'script.tcl'.

3 Xilinx Vivado Design Suite

3.1 Introduction

Xilinx Vivado Design Suite is the next tool to finish an FPGA based design started from Vivado HLS, although not limited to only HLS based designs. In Vivado HLS, high-Level Synthesis was carried out from C/C++ code while in Vivado Design Suite, logical synthesis is carried out and the actual numbers of resources are reported, in case of Vivado HLS, the reported resources were just a good approximation. This is the place where the final design is integrated, we can make a larger design using IP generated through Vivado HLS and integrating it with custom IPs provided by Xilinx, third party IPs and IPs created by tools other than Vivado HLS. *A common use of High-Level Synthesis design is to create an accelerator for a CPU – to move code that executes on the CPU into the FPGA programmable logic to improve performance*.^[11] In this design scheme, SoC design is implemented on Xilinx Zynq series FPGAs. HLS based IP generated by Vivado HLS can also be used inside, for system generator of DSP applications.

3.2 Xilinx FPGA Architecture ^[10]

Before going for implementation of a design on a Xilinx based FPGA, some information about the architecture and available resources on an FPGA is essential. An FPGA is a specific type of Integrated Circuits that can be used for multiple designs and different algorithms can be implemented on it. Capacity of FPGAs in terms of number of logic cells has increased tremendously with the improvement in semiconductor technologies and currently an FPGA can contain logics cells as high as two millions. FPGA is a cost effective solution for different designs as compared to developing a specific IC for that design. Another major advantage of FPGAs over conventional ICs is that it can be configured dynamically. This process is quite similar to loading an embedded software code on a general purpose processor.

3.2.1 Main Elements of a Xilinx FPGA

FPGA consists of following main components:

- Look-up table (LUT): For logic operations
- Flip-Flop (FF): Store data to be used by LUT
- Wires: To provide interconnections
- Input/Output (I/O) pads: Physically available ports to the exchange of Data

A basic FPGA architecture consisting of these elements is shown figure 3-1.^[10]



Figure 3-1: Basic FPGA Architecture

3.2.2 Advanced Resources on a Xilinx FPGA

FPGA with only basic elements is not that efficient in terms of throughput and high clock frequency. To address these limitations, some other computational and data storage blocks are introduce on FPGAs to enhance the efficiency and computational power. These blocks are:

- Embedded memories for distributed data storage
- Phase-locked loops (PLLs) for driving the FPGA fabric at different clock rates
- High-speed serial transceivers
- Off-chip memory controllers
- Multiply-accumulate blocks

FPGA having these elements is termed as contemporary architecture FPGA and is more flexible and capable of implementing any software algorithm. This contemporary architecture is shown in figure 3-2.^[10]



Figure 3-2: Contemporary FPGA Architecture

3.3 HLS IP to Final FPGA Design [11]

As discussed above, Vivado Design Suite can use HLS IPs in multiple ways to implement the final design on an FPGA. To address the congestion problem in the design, two methods can be used. First one is to use HLS IP created by Vivado HLS in IP Integrator in Vivado Design Suite. The other way is to directly open the design by selecting project.xpr file in Vivado that was created by Vivado HLS. In the first case, other IPs blocks can be integrated to get a larger design along with HLS IP created in Vivado HLS. Remaining process is same for both cases when dealing with the congestion problem in the designs created by Vivado HLS. Following is a quick overview of implementation of Vivado HLS IP based design on an FPGA using Vivado Design Suite.

3.3.1 Generate Vivado HLS IP Block

Create HLS IP block of the design using RTLs generated by Vivado HLS using C/C++ codes as described in chapter no.2 of this document.

3.3.2 Create Vivado Design Suite Project

When HLS IP block is ready, open Vivado Design Suite and create new project using new project wizard, select directory for project files, which is already containing HLS IP block to be implemented. Select project type as RTL in this case and then select the target

device/board, the same one that was used in Vivado HLS. Click finish to complete the setup of the program.

3.3.3 Add HLS IP to IP Repository

This can be done in the project manager area by clicking IP catalog, IP settings and add repository. Next browse to directory containing IP block created by Vivado HLS and select the IP from that folder. Now the added IP should be visible in the IP catalog block.

3.3.4 Create a Block Design

Create the block design using IP integrator. At this point other IP blocks can be added within this block to create an integrated Vivado design. The added customized IP blocks can be configured at this stage as per the design requirements. Then IP block are connected as per the design using external IO ports of IP blocks. External connectors are places that are to be used for the communication of this integrated design with outside word and internally these are connected the IP block ports. These connectors are very similar to physical connectors used on a hard ware design. Connect control signals within the modules and with the external connectors. When block design is complete is complete, save this design and create output products of this design by Generate option of .bd file options in the Project Manager Window.

3.3.5 Verification of Design

At this stage the integrated design can be verified by the use of an HDL test bench. Unlike the verification process in Vivado HLS, here an RTL level test bench is needed. For this verification step an HDL wrapper is created and the integrated design is enclosed within this wrapper. The HDL test bench can be included in the design by using Add or Create Simulation Sources option. After this Run Simulation option can be used to verify the integrated design that contains IP Block imported from Vivado HLS and other IPs block added with it.

3.3.6 RTL Analysis

Next step in design flow is the RTL analysis of the design. At this stage, the schematic of design is generated and can be viewed along with some reports like DRC report and Noise Report. The schematic generated for a DFT module is shown in figure 3-3.



Figure 3-3: Schematic generated by Vivado

3.3.7 Final Steps in Design Flow

When the project in Vivado Design Suite is simulated, analyzed and verified, next steps in the design flow are Synthesis, Implementation, Program and Debug. Synthesis here is logical synthesis and not the HLS synthesis that was carried out in Vivado HLS. Here the actual resource usage is reported the utilization report. Next step is implementation; at the end design analysis report is generated that contains parameter like Timing, Complexity and Congestion. For addressing congestion problem it is the final step needed. Final step in design flow is the Program and Debug in which Bitstream is generated that is used to construct the design on the physical FPGA device.

3.4 TCL Console Based Flow

The Tool Command Language (Tcl) is the scripting language integrated in the Vivado[®] tool environment. TCL is a standard language in the semiconductor industry for application programming interfaces, and is used by Synopsys[®] Design Constraints (SDC).^[12] All the design steps, tools, menus and icons present in Vivado Design Suite GUI, like the ones described above can also be used in the command line mode using TCL commands. A TCL console is available in the Vivado Design Suite GUI where these commands can be inserted for execution. In case command is generated using any menu, tool etc. TCL console automatically generates the corresponding command and the corresponding processing is also reported on the console containing operations performed, errors, warnings and creation of files reports etc.

4 Routing Congestion in FPGA Based Designs

4.1 Introduction

High-Level Synthesis is becoming industry standard for VLSI design but it also have some limitations. One of these issues is congestion during the routing process of custom chips and FPGA based designs. Routing congestion is not a new concept specific to VLSI design. It has been a problem with the traditional HDL based designs but the level of severity of problem is case of High-Level Synthesis is very high. Although routing congestion manifests itself only at the very end of the typical synthesis-to-layout flow, it can lead to unacceptable design quality and lack of design closure.^[13] In this scenario, the best choice is to predict this issue of congestion at higher levels in design flow. In case of a congested design, automated router is left with a very few choices to route the design while minimizing the large wire delays in congested nets and achieving the stringent timing constraints. Routing congestion can lead to very long automated routing process durations, degradations in the performance of the systems, decrease in the yield of the final products and failure of routing process in designs where routing congestion of very high degree is present. On one side the negative impact of routing congestion is on the shoot due to the increase in the complexity of digital designs and technology scaling, on the other hand modern state of the art EDA tools are unable to fully address this problem.

4.2 Congestion in Routing Process

As explained in the introduction of architecture of FPGA, standard cells are present on the chips for the implementation of synthesized designs generated through RTLs or High Level based designs. In a standard cell there are wires present to implement clocks, signal tracks, and power supply lines. To route all these signals, only a limited set of wire resources is available. With improvements in technologies, number of standard cells on a unit area is increasing but on the other hand electrical characteristics of metals used for wires are not coming up to the same level. In FPGAs, standard tracks are available for the global clock signals and power supply lines. In a full custom design, clock and supply tracks are routed first and then signal nets are routed, that's why signal nets are more prone to routing congestion. *A design is said to exhibit routing congestion when the demand for the routing resources in some region within the design exceeds their supply*.^[3]

There are routing tracks grouped together and contained in a bin. Routing congestion can be avoided if the signals to be routed through a bin do not exceed the number of tracks available in the bin for routing. Normally is routing is carried out in two stages, a global routing, that is applicable to the entire design and this stage is followed by detailed routing that deals with small regions having few bins within its jurisdiction at a time. In this process, nets of design are assigned to tracks in the bins. During the routing process, router tries to accommodate wires on the tracks available in the bins. During this process, if there arises a situation when router has to accommodate more wires than the available tracks in the bins, it attempts to find alternate bin with some free tracks available to route these excessive wires. If router fails to accommodate all wires even after trying to fit them on alternate bins, the routing of all wires may not be completed and not all nets are connected as per the design. The occurrence of this situation is termed as routing congestion. This is the indication of limitation of tracks in some regions to successfully route the all signal nets in those blocks.

4.3 Drawbacks of Routing Congestion

During a design, effort is put to minimize the routing congestion for the successful implementation of design. Routing Congestion in a design can lead to following problems.

- Decrease in the performance of the design
- Increase in the uncertainty in the closure procedure of design
- Decrease in the yield of IC manufacturing process in terms of functions and parameters
- Failure of router in the final routing process
- Difficult assignment of memory interfaces in FPGAs
- Degradation in optimal quality of results (QoR)
- Tight floorplan constraints
- Incorrect estimation of net delays
- Reduction in slack available
- Clock skew and uncertainty issues
- Sub-optimal Placement

4.4 Routing Congestion Estimation

The accurate measurement of routing congestion can only be computed after the routing process has finished. The congestion reported at this final step of routing is problematic as now there would be a need of new design iteration with the necessary changes to cater the problem of routing. Even at this stage, for the designer to be sure that the modified version of design is capable of addressing the congestion issue of previous design, he requires some information before hand to make things working in the desired way. To fulfill this requirement, *several congestion estimation metrics and schemes applicable to different stages of the design flow have been developed over the years*.^[14] These metrics are very handy for the design routing flow. These metrics are generated by the EDA tools on the different stages of design cycle. During optimization stage of a design cycle, these metrics are very useful for the designer in making decisions.

Following is a list of contents of a congestion report generated by Vivado v.2018.2.1

- 1. Placed Maximum Level Congestion Reporting
- 2. Initial Estimated Router Congestion Reporting
- 3. Routed Maximum Level Congestion Reporting
- 4. SLR Net Crossing Reporting
- 5. Placed Tile Based Congestion Metric (Vertical)
- 6. Placed Tile Based Congestion Metric (Horizontal)

4.5 Diagnosing Congestion in Xilinx FPGA Based Design ^[14]

During the routing process, if critical paths are to be routed in a congested region or even near to it, it becomes difficult to meet the timing constraints. This issue also flags when device resources are used up to a higher level and thus after placement, it is really difficult for the user to route the device. Placement and routing are the most critical steps in a design implementation of an FPGA after successful synthesis process. Another problem is the time it takes router to finish the routing process in case of a high level of congestion is present in an FPGA based design. *If a path shows routed delays that are longer than expected, Xilinx recommends analyzing the congestion of the design and identifying the best congestion alleviation technique*.^[14]

The architecture of a Xilinx FPGA device contains interconnects that are of various lengths and are spanned in each direction; East, West, North, South. Congestion is flagged for an area defined in a square shape that consist of interconnect tiles (INT_XnYm) that are adjacent or CLB tiles (CLE_M_XnYm) where the usage of interconnect resources is near or above 100% in some particular direction. Vivado reports a congestion parameter that is called congestion level; it is always a positive integer that indicates the side length of the congested square. In figure 4-1^[14] sizes of congested areas are reported on a Xilinx UltraScale device against clock regions.





Congestion level is defined above and Xilinx tools report congestion pattern based on a specific pattern, this pattern is reported in figure 4-2

If the reported congestion level is 5 or higher then, QoR would always be degraded and router would take longer times to finish its job.

Level	Area	Congestion	QoR Impact
1, 2	2x2, 4x4	None	None
3, 4	8x8, 16x16	Mild	Possible QoR degradation
5	32x32	Moderate	Likely QoR degradation
6	64x64	High	Difficulty routing
7, 8	128x128, 256x256	Impossible	Likely unroutable

Figure 4-2: **Congestion Patterns**^[14]

During design implementation process, routing congestion per CLB is also reported, but this is based on estimation and not on the actual routing process. This congestion parameter is reported is Vertical and Horizontal Routing Congestion per CLB. This parameter provides a quick graphical view of congested spots on the device layout. For a specific design with a high level of utilization of resources and net-list complexity, after placement it contains many congested areas and these are shown in figure 4-3.^[14]

This congestion parameter of Vertical and Horizontal Routing Congestion per CLB is reported as a device metric and was a part of congestion report generated by Vivado Design Suite versions up till 2018 but in 2019 version this parameter is not reported in the congestion report.



Figure 4-3: Example of Congestion in the Device Window ^[14]

4.6 Methods for Reducing Congestion [14]

Congestion is the routing process is generated due to multiple factors and it is a complex issue that does not always have a trivial solution. In case of Xilinx FPGA based designs, routing can be addressed using the same techniques that are applied to resolve the complexity issue. This issue becomes more difficult to address when complex modules are placed in the congested windows. Xilinx tools recommend various techniques to address the issue of congested coupled with complexity of the designs implemented on FPGAs.

To improve congestion issue, it is recommended to have well defined and observed constraints in the design. Over lapping of Pblocks, which results during floor planning if same region of chip is used for multiple components e.g DSPs, can be a source of congestion and must be avoided. Excessive hold time failures or negative hold slack causes the router to detour and can be resulting to congestion. When resource utilization is of higher level like 75% or above, the placement becomes more difficult if the complexity if netlist is also at higher level. Placement of high performance design is also a challenging task. In this case, recommended strategy is to review the design features and remove the modules that are not critical until the resource utilization is reduced to a suitable level. If this process of logic

reduction is not possible, a larger FPGA can be selected, or other congestion alleviation techniques mentioned at the end of this section, can be used in this scenario.

High fanout nets are a major source of congestion and tracing them can be helpful for fighting congestion. Particularly control signals other than clocks with high fan-out can cause congestion. Some other techniques that are applicable in some specific situations are suggested in UltraFast Design Methodology Guide ^[14] and are reported below. Further detail can be found in this Xilinx guide.

- Use Alternate Placer and Router Directives
- Turn Off Cross-Boundary Optimization
- Reduce MUXF Mapping
- Disable LUT Combining
- Limit High-Fanout Nets in Congested Areas
- Use Cell Bloating

5 Tracing Congestion back to High-Level Design

5.1 Introduction

Up-till now a brief introduction of a complete HLS design flow is presented, taking HLS based design implementation on a Xilinx FPGAs as a templetae using tools like Vivado HLS and Vivado Design Suit. In this chapter the complete flow is reiterated based on a practical HLS design example that results in a final congested implementation on the selected FPGA. Then the congestion in the implemented design is discussed and a practical approach is presented that traces back this congestion in the design to the high-level code in a quantitative way. The technique that is used to evaluate this linkage is in evolution phase and it is applicable to designs with only one high-level code file to be synthesized and without any external library functions to be used in this code file. The second condition can be relaxed with the use of Vivado HLS pragmas.

5.2 Discrete Fourier Transform Implementation

Test example design that is used for the demonstration of the back tracing of congestion to HLS level is based on implementation of a two dimensional Discrete Fourier Transform (DFT). Discrete Fourier Transform is extensively used in digital signal processing systems and scientific computing designs. More specifically, multidimensional (MD) DFT is used in imaging applications which need frequency-domain analysis, such as image watermarking, finger print recognition, synthetic aperture radar (SAR) processing and medical imaging.^[15] A very basic and simple implementation of 2-D DFT ^[15]algorithm is implemented in HLS and its code, NDFT.cpp is attached as Appendix A in this document. The letter N in the file name indicates Numerical DFT. During processing for DFT calculation of a complex sampled signal, sin and cosine functions are required to be calculated. For finding these functions, generally libraries like math.h of C++ and hls_math.h of Vivado_HLS are used. In this case custom functions are written based on the numerical evaluation of sin and cosine functions using Maclaurin Expansion these functions. Results obtained using these functions are not very accurate but the major aim of this design implementation is to obtain correlation between implemented congested design and its high-level code, for this task the used functions are reasonably accurate. An in-depth analysis of DFT algorithm and its implementation can be found in the book Parallel Programming for FPGAs.^[16]

NDFT.cpp is the base for this congestion analysis. The method that is reported in this section can be applied to any high-level design for getting the linkage between high-level code and the routing congestion in the final design after synthesis, placement and routing. In NDFT.cpp three HLS pragmas are used. #pragma HLS PIPELINE and #pragma HLS UNROLL generate pipelined and unrolled synthesized design at RTL level corresponding to code blocks where they are used to get higher level of parallelism and resource sharing. #pragma HLS INLINE is used to remove a function as a separate entity in the hierarchy. After inlining, the function is dissolved into the calling function and no longer appears as a separate level of hierarchy in the register transfer level (RTL). In some cases, inlining a function allows operations within the function to be shared and optimized more effectively with surrounding operations. An inlined function cannot be shared. This can increase area required for implementing the RTL.^{[17}] Some redundant code is also a part of this example to obtain the required level of utilization of resources available on the selected FPGA, to get a congested implementation of synthesized design.

5.3 Back-Annotation Flow

Before starting the practical work on tools, here is a high-level brief descrioption of what we are going to do next in this section to achieve out task. First the design is synthesized in the Vivado HLS and source level correlation information is extracted from Vivado HLS database. A list of all nets is formulated based on this extracted information and is termed as HLS_Nets. Then design is exported and physically synthesized and implemented and routing congestion profile is reported. Based on this congestion information, CLBs above to a certain congestion threshold are selected and the nets corresponding to these CLBs are extracted and termed as Congested_Nets. Then a correlation is made between these two lists of nets and back-annotation information is formulated, describing the high-level source code responsible for congestion. Finally the design is modified based on this information and the process is repeated on the modified design to analyze the effectiveness of this routing congestion estimation technique.

5.4 High-Level Synthesis of NDFT

In the following, complete step by step procedure for the High-Level Synthesis is described for the DFT design using "Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)" which is a tool for high-level synthesis in Xilinx "Vivado v2019.1 (64-bit)" design suite. The Xilinx FPGA that is selected for this congestion analysis is xc7z020clg484-1 that is a part of Zynq-7000 series. This description is based on a system equipped with Linux version of Vivado v2019.1 but it is equally applicable to Windows version of Vivado with some minor step modifications related to launching the tool. For further help in this regard, Vivado User Guide High-Level Synthesis, UG871^[11] can be consulted.

5.4.1 HLS Project Creation

Create a directory named DFT in the Home directory of a Linux based system having Vivado v2019.1 installed with relevant licenses. In the directory DFT, place the file NDFT.cpp or

create a new text file there, paste the code and save that file as NDFT.cpp. Then open a Linux terminal in the same directory by right click mouse and select "Open in Terminal". Terminal opens with bash prompt.

In the terminal issue following command;

bash-4.2\$ source /tools/xilinx/Vivado/2019.1/.settings64-Vivado.sh

Consider the path of Vivado directory as per the location of Vivado setup in the system. This command initializes the Vivado v2019.1 design suite in the system. Next step is to launch the GUI of Vivado HLS. This is done by issuing the following command in the terminal.

bash-4.2\$ vivado_hls

Launch message of initialization of Vivado HLS GUI is displayed in the terminal as shown in figure 5-1.



Figure 5-1: Launching of Vivado HLS

A new window opens with Vivao HLS Welcome Page that also contains a list of previous recent projects; this window is shown in figure 5-2.
Applications Places Vivado HLS 2019.1	Tue 11:51 👊 🔿
Vivado HLS	5 2019.1 _ = ×
File Edit Project Solution Window Help	
e Vivado HLS Welcome Page 13	□ ∂
	Devel Device
	Recent Projects
	/home/tahir/addx.addx_prj
	NDFT_prj /home/tahir/NDFT_Funct_inline/NDFT_prj
Create New Project Open Project Open Example Project	NDFT_prj /home/tahir/2019/NDFT_Funct_inline/NDFT_prj
Documentation	NDFT_prj /home/tahir/NDFT/NDFT_prj
	CDFT_prj
💼 🕺 🖏	//mmeranin/2019/cut2/V4/dL.prj /dl.prj
Tutorials User Guide Release Notes Guide	ldL.prj /home/tahir/2019/Ldl2_V14_2/ldl_prj
	FFT2.prj /home/tahir/2019/FFT2_5x10/FFT2_prj
	FFT19_prj /home/tahir/2019/FFT2/FFT19_prj
	DFT19.prj /home/tahir/2019/DFT/DFT19_prj

Figure 5-2: Vivado HLS Welcome Page

Click the icon "Create New Project", a new window pops up for project configuration. Write 'DFT_prj' in the project name field and set the location same as the location of DFT directory and click next. A new window opens that is used to add files in the design project. Press 'Add Files' and the DFT directory opens. Click NDFT.cpp and press OK. If some other directory is opened due to opening terminal in any other directory or due to any previous project that was opened in Vivado HLS, browse to directory DFT and select file NDFT.cpp and press OK. Add/Remove Files window is displayed again with NDFT.cpp included in the Design Files section. Now click Browse button in front of Top Function field and select NDFT(NDFT.cpp) as top function and press OK. Add/Remove Files window contains now NDFT as top function and NDFT.cpp under Design Files. This is shown in figure 5-3. For larger designs having multiple files, all files can be added in the project in this way. The design under consideration contains only one design file. Header files with extension .h are not required to be added as design files here but needed to be placed in the same directory where other design files to be synthesized are located.

Add/Remove I Add/remove C-I	Files based source files (desig	n specification)	+6
Top Function:	NDFT		Browse
Design Files	CFLAGS	CSIMFLAGS	
NDFT.cpp		and the state of the state of the	New File
			Edit CFLAGS
			Edit CSIMFLAGS
			Remove
	< Back	Next > Ca	ancel

Figure 5-3: Add/Remove Files Window

Click next to move to next window that asks for C-based test bench file to be used for design test. For the current case no files needed to be added as the main task of this work is to evaluate the routing congestion of design and its correlation with the HLS code. If the design is to be tested before and after synthesis, than C-based test bench files can be added here. These files are not synthesized in the final design, and are sufficient for testing at high-level code and RTL level code. Click next to move to solution configuration window. Here solution name can be assigned to the design, default is soution1 and for the current case leave it as it is. Next field is the Clock Period, where this parameter is to be inserted for the design, in our case, set it to 5. There is also a field of Clock Uncertainty, leave it blank (default). Then there is the option of part selection, a default device is pre-selected, click button next to it and from the 'Device Selection Dialog' select device xc7z020clg484-1 by scrolling the list or by using the search option for device selection. Click OK and Solution Configuration is complete and as shown in the figure 5-4. Press finish and the HLS project creation is complete.

	New	v Vivado HLS Proje	ect	• ×
Solution Config Create Vivado HL	uration S solution for selecte	d technology		Es
Solution Name:	solution1			
Clock Period: 5		Uncertainty:		
Part: xc7z020c	Ig484-1 com Up Flow			
	< Back		Cancel	Finish

Figure 5-4: Solution Configuration

5.4.2 HLS Project Synthesis

After completing the setup for HLS project creation, the project window opens with the project name and its path on top. On the left side of window, there is Explorer section, in that, double click on Source and under it, file NDFT.cpp appears. On the file name double click and the file opens in the middle section for any possible changes. Make sure that on the top right side, Synthesis option is selected among the modes Debug, Synthesis and Analysis. In the outline section on the right of project window, click on the NDFT(), i.e. on the top level selection function. At this stage C Simulation can be run for the verification of HLS code but this step needs test bench file with a main() function and is not applicable to our case. Project window with the stated configuration is shown in figure 5-5.

Applications Places Device Selection	on Dialog	Tue 14:05 👊 🕐
	Vivado HLS 2019.1 -	DFT_prj (/home/tahir/DFT/DFT_prj) _ • ×
File Edit Project Solution Window I	łetp	
C 0 0 0 4 0 0 × 0	5 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	🄯 Debug 🏹 Synthesis 💩 Analysis
Explorer 13	🤣 🤗 🗖 📄 🖻 NDFT.cpp 🕱	C Directive C Directive
© Expert al v GDFT.pp > ∭Includes * E Source € NDFT.cpp & Test Bench > ≦ solution1	<pre>b // OFF Function using Numerical Sin and Cos fun</pre>	tions Implementation

Figure 5-5: Vivado HLS Project Window

Click Solution menu, select 'Run C Synthesis' under its options and select 'Active Solution' to start C Synthesis of the design. This can also be run using tool button for 'Run C Synthesis'. C synthesis of HLS code is started and its progress can be shown in the Vivado HLS Console in the lower middle end of the project window. When synthesis is completed, Synthesis Report for 'NDFT' opens in the new window as shown in figure 5-6. If there are errors/warnings in the design, they are also reported next to Vivado HLS Console. This file is also present in the DFT directory in DFT_prj/solution1/syn/report, as NDFT_csynth.rpt. This report is included as Appendix B in this document.

Applications Places Device Selection Dialog			Tue 14:16 📢 🖒
	Vivado HLS 2019.1 - DFT_prj (/home/tahir/DFT/DFT_prj)		_ • ×
File Edit Project Solution Window Help			
	I I ▶ ▼ ⊠ ⊕ @ ▼ ■ I ⁿ ≪ Q	🍄 Debug	🔊 Synthesis 🖝 Analysis
🗞 Explorer 🛿 🤌 😁 🗖	🕜 NDFT.cpp 🔄 Synthesis(solution1)(NDFT_csynth.rpt) 🛙 🗖 🗖	BE Outline 23 I Directive	\$• ▼ □ □
	Synthesis Report for 'NDFT' General Information Date: Tue Oct 81/41159 2019 Version: 2019.1 (Build 255052 on Fit May 24 15.28.33 MDT 2019) Project: DFT_p0j Solution: Solution: Product Tamly: zyrq Target cervice: xc7/020-0194-1 Performance Estimates Summary Clock: Target Estimated Uncertainty ap.clik 5.00 Summary Summary Liberroy (lock cycles) Sumary Summary Liberroy (lock cycles) Sumary Detail Instance Evaluation	Central Control Control Control Cont	
	O Censule B O Erros # Warning * DRCs Vaudo HLS Console This Console This Console This Console Vaudo HLS Console This Console This Console This Console Vaudo HLS Console This Console This Console This Console Vaudo HLS Console This Console This Console This Console Vaudo HLS Console This Console This Console This Console VANDO HLS Console This Console This Console This Console VANDO HLS Console This Console This Console This Console VANDO HLS Console This Console This Console This Console VANDO HLS Console This Console This Console This Console VANDO HLS Console This Console This Console This Console VANDO HLS Console This Console This Console This Console VANDO HLS Console This Console This Console This Console VANDO HLS Console This Console This Console This Console VANDO HURL 2008-304	peak = 1065.367 ; gain = 279.918 ; f	같 □ • 건 • ∠ = □

Figure 5-6: **Synthesis Report**

5.4.3 Export RTL for Vivado

Next step in design flow is to export RTL generated by High-Level Synthesis for further processing in Vivado Design Suite. Design could be exported as Xilinx IP or it can be directly opened in Vivado. Here the second approach is adopted and placement and routing of the design is also carried out during this Export RTL step, it can also be done later in Vivado. To start exporting RTL, click menu 'Solution' and press Export RTL, it can also be accomplished by clicking the tool button for Export RTL. Export RTL dialogue opens, select options as shown in figure 5-7 and press OK. Export RTL process is initialized and the progress of flow is displayed in the Vivado HLS Console. As synthesis, place and route are all carried out in this step so this step takes some time to complete. When export is complete, Export Report for 'NDFT' is shown containing post-implementation resource usage and final timing information as shown in figure 5-8. This report can also be found in directory path DFT/DFT prj/solution1/impl/report/Verilog as NDFT export.rpt. This is all what is required to be done in Vivaod HLS. At this stage, Vivado HLS can be exited. As described earlier, this complete Vivado HLS flow can also be run in command line mode using a script written in tcl format containing all the commands executed for the high-level flow. Vivado HLS also creates a script.tcl file that can be used to run complete flow as explained above in command line mode. This file can be found in the solution1 directory in the project space.

	Export RTL	×
xport RTL as IP		#
Format Selection		
IP Catalog	✓ Configuration]
Evaluate Generate	d RTL	
Verilog	*	
 □ Vivado synthe ☑ Vivado synthe 	sis, place and route	
XO file location:	/home/tahir/DFT/NDFT.xo	Browse
	Do not show this	dialog boy agai
		s dialog box agai

Figure 5-7: Export RTL Dialogue

DDFT.cpp	Synthesis(solution1)(NDFT_csynth.rpt)	inplementation(solution1)(NDFT_export.rpt) ⊠	- 0
Export Rep	oort for 'NDFT'		
General Information			
Report date:	Tue Oct 08 15:19:43 UTC 2019		
Project:	DFT_prj		
Solution:	solution1		
Device target:	xc7z020-clg484-1		
Implementatio	on tool: Xilinx Vivado v.2019.1		
Resource Usa	ge		
Veritog SLICE 5678 LUT 13683 FF 23672 DSP 210 BRAM 4 SRL 1573			
Final Timing			
	Verilog		
CP required	5.000		
CP achieved p	post-implementation 6.050		
Timing not me	et ort(.html) using the <u>Export Wizard</u>		

Figure 5-8: Export Report

5.5 Vivado HLS Database Files

During High-Level Synthesis flow, Vivado HLS generates many intermediate files. Database or .adb files are also generated during this process. The .adb files contain a control flow graph (CFG) that describes the design at high level, close to the source code. Vivado HLS provides debugging information for every CFG node, representing an LLVM instruction producing a value flowing through the data path, and hence closely associated with RTL nets and registers. The high level source code information in the .adb file is further linked with hard ware resource level information that is present in a .rpt file of the same name. One .adb and .rpt file is created for every distinct function present in the high-level source code.

5.6 Processing of .adb Files

Vivado HLS generates RTL of the design using high-level code. In the RTL design different net names are created corresponding to the high-level code. These net names are linked to high-level code lines and this information is present in .adb files generated by Vivado HLS in a very crude form. These files contain information regarding source code line number, bit width and delay related to each RTL net created during high-level synthesis flow. A hidden directory is created by Vivado HLS named .autopilot that contains a directory named 'db' and it contains files containing information related to net names in the synthesized RTL design and their correlation with the line numbers of NDFT.cpp file. Path of this directory can be traced as DFT/DFT_prj/solution1/.autopilot/db. Sometimes hidden directories are

not accessible in graphical mode, command line mode can be used to access db directory and the concerned .adb files in that directory. A Parser is used to extract the requisite information from these .adb files present in the db directory.

5.7 Parsing .adb Files

A parser has been developed by Christos Sotiriou and Yorgos Floros from EECE Department, University of Thessaly, Greece. This parser, named 'adb_parser' is a customized piece of software that is developed to get net names that Vivado HLS assigns to nets in the generated RTLs during High-Level Synthesis process corresponding to line numbers of highlevel code file, in this case NDFT.cpp. It takes .adb files as input, process them for the requisite data and generates some files at the end of the process that are then used for the purpose of obtaining the net names that are responsible for the routing congestion at the end of Vivado design flow. The process to get files corresponding to this parsing process is following.

Create a directory in the project folder and assign it a suitable name, in this a directory named Parser_DFT is created in the DFT directory. Copy 'adb_parser' in this directory. Open a Linux terminal in this directory and run following command.

bash-4.2\$./adb_parser ../DFT_prj/solution1/.autopilot/db/

During running this type of commands, set the correct paths for relevant directories/files, as the commands that are reported here are specific to DFT project and the structure of its subdirectories/files. At the end of parsing process, there are many files generated in Parser_DFT directory as shown in figure 5-9.

Applications Places	Terminal	Wed 12:59 🕠 🖒
< > A Borne	DFT Parser_DFT >	Q
 ⊘ Recent ŵ Home Documents ↓ Downloads ∂ Music ∞ Pictures 	adbparser NDFT.adb.damotation. NDFT.adb.dot NDFT.adb.dot NDFT.lef NDFT.pt.dot NDFT.rpt.dot NDF	
🛏 Videos		
🗇 Trash	File Edit View Search Terminal Help	
+ Other Locations	<pre>sodule mate register10 found nodule mate</pre>	

Figure 5-9: Files generated after Parsing

Among all these files, NDFT.adb.out is of our interest for the movement. Some part of this file is shown in figure 5-10.

Applie	pplications Places Text Editor Web 13:04 📢 🔿									
Open	• A	A NDFT adb.out Saw			Save	≡ ×				
No.	lid	llineNo	name	lorig name	lopcode	Itype	lpath			
Θ	11	10	X R	X R	(null)	PORT				
1	12	0	XI	XI	(null)	PORT	i.			
2	6	20	X Real	X Real	(null)	NODE	NDFT.cpp			
3	17	21	X Imag	X Imag	(null)	NODE	NDFT.cpp			
4	9	33	X Real addr		(null)	NODE	NDFT.cpp			
5	10	33	X Real addr write ln33	1	(null)	NODE	NDFT.cpp			
6	111	34	X Imag addr		(null)	NODE	NDFT.cpp			
7	112	38	_ln38	1	(null)	NODE	NDFT.cpp			
8	14	46	storemerge	1	(null)	NODE	NDFT.cpp			
9	15	44	empty_3	1	(null)	NODE	NDFT.cpp			
10	16	38	j_0_0	1	(null)	NODE	NDFT.cpp			
11	17	46	X_Imag_addr_write_ln46	1	(null)	NODE	NDFT.cpp			
12	18	38	icmp_ln38	1	(null)	NODE	NDFT.cpp			
13	20	38	add_ln38	1	(null)	NODE	NDFT.cpp			
14	21	38	_ln38	1	(null)	NODE	NDFT.cpp			
15	23	38	zext_ln38	1	(null)	NODE	NDFT.cpp			
16	24	40	tmp_2		(null)	NODE	NDFT.cpp			
17	25	40	X_assign		(null)	NODE	NDFT.cpp			
18	26	76	_ln76		(null)	NODE	NDFT.cpp			
19	28	76	1_0_1_0	1	(null)	INODE	NDFT.cpp			
20	29	82	sum_0_1_0		(null)	NODE	NDFT.cpp			
21	30	87	X_fact_0_i_0		(null)	NODE	NDFT.cpp			
22	31	40	X_pow_0_1_0		(null)	NODE	NDFT.cpp			
23	32	76	1cmp_ln76		(null)	NODE	NDFT.cpp			
24	34	76	add_Ln76		(null)	NODE	NDFT.cpp			
25	35	176	1_Ln76		(null)	INODE	NDFT.cpp			
26	37	176	Trunc_in/6		(nutt)	INODE	NDFT.cpp			
27	40	182	tmp_s		(nutt)	INODE	NDFT.cpp			
28	141	182	Ttmp_5		(nutt)	INODE	INDET. cpp			
29	42	82	tmp_6		(nucc)	INODE	NDFT.cpp			
30	43	102	tmp_/		(nucc)	INODE	NDFT.cpp			
31	144	103	I cmp 31		(nucc)	INODE	INDFT. cpp			
32	145	181	select_insi		(nucc)	INODE	NDFT.cpp			
33	40	107	Isum		(nucc)	INODE	NDFT.cpp			
34	140	107	1add_th87		(nutt)	INODE	INDET cop			
35	140	100	Itmo 41		(nucc)	INODE	NDFT.cpp			
30	150	100	T cmp_41		(nucc)	INODE	INDET cop			
30	150	176	1 1076		(nucc)	INODE	INDET COD			
20	154	140			(nucc)	INODE	INDET COD			
10	155	1121	1 10121		l(mull)	INODE	NOFT COD			
40	155	1121			(nutt)	INODE	INDET con			
41	150	1125	Loum 0 i2 0		(nucc)	INODE	NDET cop			
43	159	1130	IX fact 0 i3 0		(null)	INODE	INDET COD			
44	160	1131	IX now A i4 A		(null)	INODE	NDET con			
45	161	1121	licmp ln121		(null)	INODE	INDET. COD			
46	163	1121	ladd lo121		(null)	INODE	NDET con			
47	164	1121	1 1n121		(null)	INODE	INDET COD			
48	166	1121	Itrunc 1n121		(null)	INODE	INDET. COD			
49	169	1125	Itmn 19		(null)	INODE	NDET. COD			
	144	1	1 sub-w		1,	THOPE	Tuest stable	DI I T I T I III III A		
								Prain Text - Tab Width: 8 -	LILL, COLL	

Figure 5-10: **NDFT.adb.out**

In this file, column 'lineNo' contains line numbers of NDFT.cpp that are responsible for the creation of RTL nets, reported in the column 'name'. Every net name is part of RTLs that are generated by Vivado HLS during High-Level Synthesis process and are the results of statements of high-level code. At this step it is useful to convert NDFT.adb.out file into a more useful form for further processing. Open this file in some text editor and save it as .txt file. Import this file into some spreadsheet software like MS Excel and keep only two columns with line numbers and corresponding net names. Delete rows with line numbers as 0 or 99999, that are logically incorrect. Save this file as HLS_nets in a CSV format or tab delimited text format. Adb_parser is yet in evolving phase so these changes are to be incorporated manually. Later these modifications can be automated.

5.8 Congestion Reporting in Vivado Design Suite

Next we import the RTLs generated by Vivado HLS in to Vivado Design Suit V.2019 and analyze the design for any possible routing congestion present in the design at the end of design flow. Open terminal in project directory and issue following two commands to start Vivado v2019.1 (64-bit) in GUI mode.

bash-4.2\$ source /tools/xilinx/Vivado/2019.1/.settings64-Vivado.sh

bash-4.2\$ vivado

Vivado starts and Quick Start window is displayed. Click Open Project and select project.xpr file present in Verilog directory as shown in figure 5-11 and press OK.

Applications Places Open Project		Wed 14:44
	Vivado 2019.1	-
e Flow Tools Window Help		
		E XILIN
Quick Stort	Recent Projects	
QUICK SLAFL	Open Project	×
	Look jn: 🔤 verilog	★ ☆ 및 및 À 월 X C ⅢⅢ
Open Project >	Dipproject.cache	Recent Directories
	🔁 project.hw	🖙 /home/tahir/DFT 🗸 🗸
	project.runs	File Preview
Tasks	C project.srcs	Select a file to preview.
10383	▲ project.xpr	
Manage IP >		
Open Hardware Manager >		
Learning Center		
Documentation and Tutorials >		
Release Notes Guide >		
	File game: /home/tahir/DFT/DFT_prj/solution1/impl/verilog	
	Files of type: Vivado, PlanAhead, and ISE Project Files (.xpr, ppr, xise)	v
		OK Cancel
		Cancer
oneolo		
Project		

Figure 5-11: Vivado Open Project Window

Now project opens in Vivado 2019.1 with Synthesis and Implementation steps already done during export RTL process in Vivado HLS. Click on Open Implemented Design in Flow Navigator pan on left side of project window. Implemented design opens in Device Window next to Project Summary.

Vivado gives two types of congestion information; one describes congestion windows having multiple tiles and the other type states the congested tiles in horizontal and vertical direction. This has been already described in the congestion topic. Both congestion windows information and congested tiles information can be used to further analyze congestion in design and its correlation to high-level code. In this work, the analysis is based on the congested tiles. To view and report congested tiles, right-click on device view, select Metric and click Vertical routing congestion per CLB and Horizontal routing congestion per CLB one by one. Congested tiles are highlighted in the device view in the colors as per the level of congestion and in the lower side of window, Metric Results tab opens, that contains the tile names, their position and vertical and horizontal congestion per CLB in % form, as shown in figure 5-12.

De Margador E の 入 の 入 時 対 の 日 の Σ ボ タ メ Flow Margador E の アー MMPLEMENTED DESIGN - xc7x020dq848-1 PROJECT MANAGER Suttres Netlist x アーロロ Project Summary x Device x Suttres Netlist x アーロロ Project Summary x Device x	≅ Default Layout v ? × ? □ ⊡
Elow Navigator \$ 0 ? IMPLEMENTED DESIGN - xr2020d94841 V PROJECT MANAGER Success Netlist x ? Sattings Success Netlist x ?	? × ? □ B
PROJECT MANAGER Sources Netlist x ? _ C Project Summary x Device x	2 🗆
Sources Nethods > 7 _ C Project Summary x Device x	2 0 8
Add Sources ★ 73	0
Language Templates N bd (), wrapper 🛍 Vertical routing congestion per CLB 🖬 Vertical routing congestion per CLB	
> © IPCatalog > D Hd 0 (Hd 0)	
V IP INTEGRATOR	
Create Block Design	
Open Block Design	
Generate Block Design	
✓ SIMULATION	
Run Simulation	
V RTLAVALVSS Properties 2 - D G X	
> Open Elaborated Design	
V SYNTHESIS	
▶ Run Synthesis	
> Open Synthesized Design Select an object to see properties	
X0Y0 X1Y0	
kun implementation	
V Open Implemented Design Tcl Console Messages Log Reports Design Runs Power Metric Results x DRC Methodology Timing	? _ 0 6
Constraints Wzard	
Edit Timing Constraints Name Type Row Col Sites Cells Vert route con. V1 Hori route cond (%)	
🕐 Report Timing Summary 🔢 CLBLM_R_X63Y55 CLBLM_R 98 156 2 25 104.580 48.613	2
Report Clock Networks 🖉 🛗 CLBLM_R_X63Y56 CLBLM_R 97 156 2 25 103.207 50.026	
Report Clock Interaction	
☑ Report Methodology III (LBLM, R, X63Y60 CLBLM, R, X63Y60 CLBLM, R, Y63Y160 2 17 100.4766 50.190	
Report DRC (III III & SAVAYO CI DI M & 91 156 2 13 99/921 53.009	
Report Noise III CLBUM R X63Y61 CLBUM R 92 156 2 14 99.182 52.494	~
Report Utilization CLBs (6650)	

Figure 5-12: Routing Congestion per CLB

Metric results with congestion information can be exported to spreadsheet for further processing. Right click on Metric Results view and press Export to Spreadsheet. Give file name and path of project directory, in this case file name is congested_CLBs.xlsx

5.9 Reporting Nets of Congested CLBs

Selection of percentage congestion present in CLBs for further analysis is an optimization problem. In literature, generally congestion above 80% present in CLBs is suggested to be leading to issues in design. For this particular case, CLBs with congestion percentage above 85% are selected for further analysis. So next step, in this analysis is to extract CLBs with congestion above 85% from both horizontal and vertical direction. For this purpose, create a directory named 'Results' in the project space and copy and copy files 'congested_CLBs.xlsx' and 'HLS_nets.csv' in this directory. Open file 'congested_CLBs.xlsx' and copy only names of CLBs with congestion above 85% and write them in a separate file and save it as high_cong_CLB.csv in the Results directory.

We have now CLBs with required level of congestion written in a separate file. Now we need the net name corresponding to these CLBs. For this we need to run Vivado in batch script mode. Write the following small piece of code in a text file and save it as 'clb_to_net.tcl' in Results directory. This file is used to run Vivado in batch script mode, it reads CLBs from 'high_cong_CLB.csv' and writes the all corresponding nets in a newly created file 'Congested_nets.csv', when completed, Vivado exits and the file is printed in Reults directory.

open_project /home/tahir/DFT/DFT_prj/solution1/impl/verilog/project.xpr update_compile_order -fileset sources_1 open_run impl_1 set fp [open /home/tahir/DFT/Results/Congested_nets.csv w] set fpr [open /home/tahir/DFT/Results/high_cong_CLB.csv r] fconfigure \$fpr -buffering line gets \$fpr data

```
while {$data != ""} {
    set all_nets [get_nets -of_objects [get_tiles $data]]
    foreach net $all_nets {puts $fp $net}
    gets $fpr data
    }
close $fp
close $fp
```

Now open a terminal in the Results directory and issue the following commands to run Vivado and execute clb_to_net.tcl script to get requisite net names. Make necessary changes in the directory names and file paths accordingly.

bash-4.2\$ source /tools/xilinx/Vivado/2019.1/.settings64-Vivado.sh bash-4.2\$ vivado -mode batch -source clb to net.tcl

Vivado runs in background and the progress of process is shown on the terminal as shown in figure 5-13.



Figure 5-13: Vivado in Batch Script Mode

5.10 Correlation between High-Level Code and Congested Nets

At this stage we have obtained net names of RTL generated as a result of high-level synthesis, corresponding to high-level code of file NDFT.cpp along with line numbers in file 'HLS_nts.csv' using adb_parser and net names extracted from congested CLBs from Vivado after physical synthesis, placement and routing is completed and congestion is reported, in file 'Congested_nets.csv' in the results folder. Top results of both these two files are shown in figure 5-14 side by side. Next step is to trace out HLS reported nets in the total congested nets and the corresponding code lines to get the precise information that what lines of code in the high-level code are responsible for the nets in the congested CLBs and make a qualitative analysis about the nets reported after High-Level Synthesis and the ones that belongs to congested CLBs.



Figure 5-14: HLS RTL and Congested Nets

To trace out HLS nets in congested nets, a small script written in python is used. Create a directory named Python and copy files HLS_nts.csv and Congested_nets.csv in it. Write following python code in a file and save it as correlate.py in the 'Python' directory.

import csv
reading csv to list [['code_lineNo', 'hls_net_name'] e.g. ['0', 'X_R']]
with open('HLS_nts.csv', 'r') as f:
reader = csv.reader(f)
net_names = list(reader)

#print HLS_Nets info on console

print("line_No, hls_net_name : ",net_names[1])
print("total hls_net_names : ",len(net_names))

reading all congested net names to list
with open('Congested_nets.csv', 'r') as f:
lines = f.read().splitlines()

#print Congested_Nets info on console
print("congested_net_1: ",lines[0])
print("total congested_net_names : ",len(lines))

#count for each HLS_net, occuring how many times in congested nets
for i in range(len(net_names)):
 word = net_names[i][1] # get name of single HLS_Net
 count = (sum(word in line for line in lines))
 net_names[i].append(count)

```
#filter out HLS nets with zero match in congested nets
net names filter = []
sum = 0
already present = False;
for word in net names:
  if(word[2]!=0): # filter for value not 0
     already present = False # check for already existing in net names filter array
    for o in net names filter: # if already present in net names filter, then add in same
row
       if o[0] == word[0] and o[1] == word[1]:
          o[2] = o[2] + word[2]
          already present = True
          break
     if not already present:
       net names filter.append(word)
     sum = sum + word[2]
#print and write in file cumulative sum of all HLS net found in Congested nets
print("cumulative sum of all hls nets found in congested nets : " + str(sum) )
net_names_filter.append(["Total Number of ", "HLS_Nets", len(net_names)]) # write in file
net names filter.append(["Total Number of ","Congested Nets",len(lines)]) # write in file
net names filter.append(["Total Number of ","Match Found",sum]) # write in file
```

saving results in csv file name Match
#with open("Match.csv", 'w', newline="") as myfile:
with open("Match.csv", 'wb') as myfile:

wr = csv.writer(myfile, quoting=csv.QUOTE_ALL)
wr.writerows(net_names_filter)

Open terminal in the same directory and run correlate.py using following command:

bash-4.2\$ python correlate.py

On the console, HLS net names along with line numbers of HLS code from file NDFT.cpp are reported along with total number of these HLS_net names matched in the file containing list of all congested nets, as shown in figure 5-15.

File Edit View Search Terminal Help
bash-4.2\$ python correlate.py
('line_No , hls_net_name : ', ['0', 'X_R'])
('total hls_net_names : ', 605)
('congested_net_1: ', 'bd_0_i/hls_inst/inst/add_ln87_6_reg_3057[9]')
('total congested_net_names : ', 3230)
('line No,his net, congested nets count', ['lineNo', 'name', 0])
("Line No, nis net, congested nets count", ['0', 'A'K', 0])
(the woints_het, congested_hets_count, $[0, A_1, 0]$)
('line No, his_net, congested nets count', [20 , A_ket, 0])
('line No.hls net.congested nets count', ['13', 'X Real addr', 0])
('line No,hls_net,congested_nets_count', ['33', 'X_Real_addr_write_ln33', 0])
('line No,hls_net,congested_nets_count', ['34', 'X_Imag_addr', 0])
('line No,hls_net,congested_nets count', ['38', '_ln38', 0])
('line No,hls_net,congested_nets count', ['46', 'storemerge', 0])
('line No,hls_net,congested_nets count', ['44', 'empty_3', 0])
('line No,hls_net,congested_nets_count', ['38', 'j_0_0', 0])
('line No,hls_net,congested_nets_count', ['46', 'X_Imag_addr_write_ln46', 0])
('line No,his net, congested nets count', ['38', 'lcmp Lin38', 0])
('line No, his net, congested nets count', ['38', 'ada (138', 'd))
(the works_het, conjected nets count, $[-38]$, $[-138]$, $[-138]$, $[-1]$)
(the noning steep ongested nets count $(140, 260, 264, 60)$
('line No,hls net.congested nets count', ['40', 'mp_s, of)
'line No,hls net.congested nets count', ['76', ' [n76', 22])
('line No,hls_net,congested_nets_count', ['76', 'i 0 i 0', 6])
('line No,hls_net,congested_nets_count', ['82', 'sum_0 i 0', 0])
('line No,hls_net,congested_nets count', ['87', 'X_fact_0_i_0', 20])
('line No,hls_net,congested_nets count', ['40', 'X_pow_0_i_0', 6])
('line No,hls_net,congested_nets count', ['76', 'icmp_ln76', 20])
('line No,hls_net,congested_nets_count', ['76', 'add_ln76', 2])
('Line No,his_net,congested_nets_count', ['76', 'Lin76', 22])
('Line No, his net, congested nets count', ['Jb', 'trunc' (n/b', 0])
("Line No, his net, congested nets count", ['82', 'tmp_s', 'g])
(the woints_het, congested_hets count ; [o2 ; thmp 5 ; o])
('line No, his net, congested nets count', [02 , timp 7', 0])
('line No, his net, congested nets count', ['05', 'tmp 31', 0])
('line No,hls_net,congested_nets_count', ['81', 'select ln81', 0])
('line No,hls_net,congested_nets_count', ['82', 'sum', 0])
('line No,hls_net,congested_nets count', ['87', 'add_ln87', 77])
('line No,hls_net,congested_nets count', ['87', 'mul_ln87', 132])
('line No,hls_net,congested_nets count', ['88', 'tmp_41', 0])
('line No,hls_net,congested_nets count', ['88', 'X_pow', 79])
('Line No,hls_net,congested_nets count', ['76', '_Ln76', 22])
('Line No, his net, congested nets count', ['40', 'c', 481])
("Line No, nis net, congested nets Count", ['121', 'Lin21', '83])
Vilie No, his net congested nets count: $[125, 10]$ (110, 12)
(line ho, his net congested nets count', $[130', 5m_0-L_0]$, $91'$
(line No, hls net.congested nets count', [131', X pow 0 i4 0', 3])
(line No his net connested nets count' ['121' 'icmo loi21' 401)
Python relate.py (~/DFT/Python) - gedit

Figure 5-15: HLS Nets matched in Congested Nets

This script also creates a file named Match.csv containing similar results reported in the above figure with the HLS nets not reported in congested nets filtered out. This file Match.csv is written here with each row having one HLS net found in congested nets, along with its line number and number of 'hits' in congested nets. In the final three rows, total number of nets and cumulative hits found are printed.

"76"," ln76","528" "76","i 0 i 0","6" "87", "X fact 0 i 0", "20" "40", "X pow 0 i 0", "6" "76","icmp ln76","20" "76", "add ln76", "2" "87","add ln87","77" "87","mul ln87","132" "88","X pow","79" *"40","c","481"* "121"," ln121","1992" "121","i 0 i1 0","15" "130", "X fact 0 i3 0", "128" "131", "X pow 0 i4 0", "3" "121","icmp_ln121","40" "121","add ln121","43" "130", "add ln130", "144" "130","mul ln130","173" "41", "s", "3230" "76","i 0 i 1","1" "40","X pow 0 i 1","2" "131", "X_pow_0_i4_1", "4" "121","add ln121 1","1" "40", "X pow 0 i 2", "6" "130", "X fact 0 i3 2", "1" "131","X pow 0 i4 2","8" "40", "X pow 0 i 3", "5" "130", "X fact 0 i3 3", "32" "131", "X_pow_0_i4_3", "2" "130", "add ln130 3", "18" "76","i 0 i 4","13" "87", "X fact 0 i 4", "84" "40","X pow 0 i 4","10" "76","icmp ln76 4","19" "87", "add ln87 4", "47" "87","mul ln87 4","67" "121","i 0 il 4","10" "130", "X fact 0 i3 4", "42" "131","X pow 0 i4 4","1" "121","icmp ln121 4","13" "121","add ln121 4","22" "130", "add ln130 4", "9" "130","mul ln130 4","24" "76","i 0 i 5","1" "87", "X fact 0 i 5", "33" "40","X pow 0 i 5","3" "87", "add ln87 5", "17"

"87","mul ln87 5","40" "130", "X fact 0 i3 5", "1" "131", "X_pow_0_i4_5", "7" "121","icmp ln121 5","1" "87", "X fact 0 i 6", "28" "40", "X pow 0 i 6", "9" "76","icmp ln76 6","1" "87", "add ln87 6", "13" "87","mul ln87 6","4" "131", "X pow 0 i4 6", "3" "41","s 6","1979" "40","X pow 0 i 7","5" "131","X pow 0 i4 7","5" "121","add ln121 7","1" "54","b","3230" "Total Number of ","HLS Nets","605" "Total Number of ", "Congested Nets", "3230" "Total Number of ", "Match Found", "12941"

After this above written python script is modified to get total number of hits found corresponding to each line of code with all HLS_net names written along with the code line number and in the third column cumulative sum of all hits corresponding to the line number and it's all HLS_nets in a newly created file 'Match_cumulated.csv'. Code lines with maximum number hits are reported in ascending order. The content of this file is shown in figure 5-16. Python script file is attached as correlate_cumulated.py in Appendix C.

10	A	В	C
1	41	s,s_6	5209
2	54	b	3230
3	121	In121,i 0_i1_0,icmp_In121,add_In121,add_In121_1,i_0_i1_4,icmp_In121_4,add_In121_4,icmp_In121_5,add_In121_7	2138
4	76	In76,i 0 i 0,jcmp_In76,add_In76,i 0 i 1,i 0 i 4,jcmp_In76_4,i 0 i 5,jcmp_In76_6	591
5	130	X_fact_0_i3_0,add_In130,mul_In130,X_fact_0_i3_2,X_fact_0_i3_3,add_In130_3,X_fact_0_i3_4,add_In130_4,mul_In130_4,X_fact_0_i3_5	572
6	87	X_fact_0_i_0,add_In87,mul_In87,X_fact_0_i_4,add_In87_4,mul_In87_4,X_fact_0_i_5,add_In87_5,mul_In87_5,X_fact_0_i_6,add_In87_6,mul_In87_6	562
7	40	X_pow_0 i_0,c,X_pow_0 i_1,X_pow_0 i_2,X_pow_0 i_3,X_pow_0 i_4,X_pow_0 i_5,X_pow_0 i_6,X_pow_0 i_7	527
8	88	X_pow	79
9	131	X_pow_0_i4_0,X_pow_0_i4_1,X_pow_0_i4_2,X_pow_0_i4_3,X_pow_0_i4_4,X_pow_0_i4_5,X_pow_0_i4_6,X_pow_0_i4_7	33
10			

Figure 5-16: HLS Nets matched per Line of Code

Now in place of net names in figure 5-16 we can put the actual lines of code to observe that what high-level line of code is responsible for creating these RTL nets after High-Level Synthesis that are causing congestion in the design. The resultant congestion creating lines from NDFT.cpp are shown in figure 5-17. Care must be taken during all this flow that the high-level design file is not modified after it has been synthesized by Vivado HLS otherwise there could be some difference in the actual congestion responsible lines and the lines reported by the analysis.

Line No	Code Line in NDFT.cpp	Nets Matched
41	s = COS(j * w);	5209
54	for (int b =0; b <size; b++)<="" td=""><td>3230</td></size;>	3230
121	for (i = 0; i < N; i++)	2138
76	for (i = 0; i < N; i++)	591
130	X_fact = X_fact * (X_fact+1);	572
87	X_fact = X_fact * (X_fact+1);	562
40	s = SIN(j * w);	527
88	$X_pow = X_pow * X * X;$	79
131	$X_pow = X_pow * X * X;$	33

Figure 5-17: HLS Li	nes of Code with	Congested Nets
---------------------	------------------	-----------------------

5.11 Changes in High-Level Design

Now the design is modified based on the results reported in figure 5-17. The usefulness of these changes would be described in the next conclusive section. The design file NDFT.cpp is saved as MDFT.cpp in a new directory, where letter 'M' is used to indicate that it is a modified version of original file. From figure 5-17 we observe that line 40 and line 41 are sources of congestion. These lines are:

41. c = COS(j * w);

Here SIN and COS functions are called and pragma HLS INLINE are used that creates a new instance for each call to these functions in the hardware, so this pragma is commented in the MDFT.cpp file.

Next we observe that line 76 and 121 contributes to congestion in the design. These lines are:

76. for (i = 0; i < N; i++) {
121. for (i = 0; i < N; i++) {

These two lines are for loops and in the top of for loop body pragma HLS PIPELINE is used to pipeline the design corresponding to these loops to get higher level of parallelism, we also comment this pragma for both the for loops.

Next code lines 87, 88, 130 and 131 are mathematical statements that are synthesized to a design containing adder and multipliers implemented using DSPs. To retain the functionality

of the design, we are not making any changes in these lines. Line 54 is again a 'for' loop statement with 'b' as loop variable and this 'b' is a part of lot of net names that are presented in the congested nets, as it is not itself a physical RTL net so we can ignore it.

After making all these changes in the MDFT.cpp, we save it in a new directory 'MDFT' and apply the complete design flow as reported in the previous chapter to obtain the modified implement design on the same FPGA device, report congestion CLBs and windows and compare the congestion profile of both the original and modified design.

6 Conclusions and Recommendations

As reported in figure 5-17, this work is very useful for designer in case of High-Level design which results in a congested implementation. At the final stage of design flow, when significant routing congestion is found in the design, the procedure described in chapter 5 can be consulted to trace out the exact statements in the High-Level code that are responsible for the congestion issue in the implemented design. Then this information can be used to modify the High-Level code and other changes like use of high resources device for design, can be incorporated in the design flow to reduce the routing congestion up to an acceptable level.

To prove the useful of this technique, the example design is modified based on the correlation between high-level code of NDFT.cpp and routing congestion reported for the original basic design. First the complete design flow is repeated after making necessary changes in the High-Level code based on modified statements responsible for congestion as done in the last section of previous chapter and then here a comparison is made between the congestion profile of original design and modified design.

6.1 Comparison of Routing Congestion

After implementing modified design of DFT we analyze metric results with congestion information in vertical and horizontal direction as described in section 5-6. Comparison for the congestion in CLBs for the case of original and modified design is reported in table 6-1.

Congestion Parameter	Original Design	Modified Design
CLBs with Horizontal Routing Congestion above 85%	1	0
CLBs with Vertical Routing Congestion above 85%	37	0
Maximum Horizontal Routing Congestion per CLB	85.045%	67.987
Maximum Vertical Routing Congestion per CLB	104.580%	73.265%

Table 6-1: Comparison of Routing Congestion per CLB

Device views with heat maps corresponding to routing congestion per CLBs are shown in figure 6-1 and 6-2 for the original design implementation and for its modified version respectively.



Figure 6-1: Device view of Original Design

Figure 6-2: Device view of Modified Design

Next we analyze the Congestion Report generated by Vivado v.2019.1 as a part of 'Report Design Analysis' feature. Issue following command, in the Vivado Tcl Console to print congestion report in a text file in project directory.

report_design_analysis -congestion -min_congestion_level 3 -file /home/tahir/DFT/Congestion_Report.txt

Repeat the above command for the case of congestion report for the modified design of DFT. Congestion report for the original design contains three congestion windows of level-3 in 'Placer Final Level Congestion Reporting' and two congestion windows of level 3 and 4 in 'Initial Estimated Router Congestion Reporting'. Placer Final Level Congestion Reporting and Initial Estimated Router Congestion Reporting by Vivado are shown in figures 6-3 and 6-4 respectively.

Design Analysis															
Q ≚ ♦ C Q 🖬 🗞 Placer Final															
General Information Congestion 	Window	Direction	Level	Congestio n	Combined LUTs	Avg LUT Input	LUT	LUTRAM	Flop	MUXF	RAMB	DSP	CARRY	SRL	Cell Names Top Cell 1
Placer Final	Window 1	North	3	101%	8%	4.884	95%	0%	35%	0%	0%	NA	1%	6%	bd_0_i/hls_inst/inst (94%)
Initial Estimated Router Congestion	Window 2	East	3	105%	8%	4.884	95%	0%	35%	0%	0%	NA	1%	6%	bd_0_i/hls_inst/inst (94%)
	Window 3	South	3	122%	0%	3.091	79%	0%	78%	0%	NA	100%	6%	14%	bd_0_i/hls_inst/inst/NDFT_dd

Figure 6-3: Place Final Congestion

	1 1 1	120 (17		44 - 147														2011 V
Design Analysis																		? _ 🗆 🖓 X
Q 🗄 🗘 C 4 🖬 🔶 Initial Estimated Router Congestion										٥								
General Information V Congestion	Window	Direction	Туре	Level	Percentage Tiles	Combined LUTs	Avg LUT Input	LUT	LUTRAM	Flop	MUXF	RAMB	DSP	CARRY	SRL	Cell Names Top Cell 1	Top Cell 2	Top Cell 3
Placer Final	🔡 Window 1	East	Global	3	0.514%	11%	4.896	95%	0%	38%	0%	0%	NA	1%	9%	bd_0_i/hls_inst/inst (92%)	bd_0_i/hls_inst/inst/NDFT_ddiv_64ns_64ns_64_59_1_U9 (7%)	
Initial Estimated Router Congestion	H Window 2	North	Short	4 💻	5.027%	14%	4.05	80%	0%	47%	0%	0%	100%	1%	15%	bd_0_i/hls_inst/inst (77%)	bd_0_i/his_inst/inst/NDFT_ddiv_64ns_64ns_64_59_1_U9 (10%) bd_0_i/hls_inst/i

Figure 6-4: Initial Estimated Router Congestion

In case of modified design, congestion report states that "No effective congestion windows are found above level 3" as shown in figure 6-5. This result can also be anticipated from the routing congestion reporting per CLBs.

Tcl Console Messages Log	Reports Design Runs Power Metric Results DRC Design Analysis x Methodology Timing	? _ 0 8
Q ≚ ♦ C	Router Initial Congestion	\$
General Information ~ Congestion Router Initial Congestion	No effective congestion windows are found above level 3	

Figure 6-5: Congestion Report for Modified Design

Above comparison suggests the effectiveness of technique for routing congestion tracing in High-Level Synthesis flow devised in this research work in a quantitative manner.

6.2 Recommendations for Future Work

While High-Level Synthesis has become the preferred choice for digital designs, there is a lake of availability of information that can correlate the issues that arise at the end of design flow and high-level code, routing congestion is one of these issues that can in severe cases adversely affects the design flow. The research work presented above can be further improved to include designs with multiple synthesizable high-level code files. This technique can be automated in a way that all the suggested tools are applied to the congested design in a sequence with one single command and the results are reported to the designer at the end of congestion analysis in a form similar to figure 5-17 describing lines of high-level code responsible for congestion. For extracting congested nets from the implemented design, nets corresponding to all tiles present in the congested windows can also be considered along with the nets of CLBs with congestion above a certain level. A further step towards the automation of above suggested routing congestion tracing technique could be that at the final step, some processing be carried on the high-level code based on the information related to the lines of code responsible for the congestion in the final stages to minimize this congestion. Some suggestions could also be reported to the designer at the end of congestion tracing analysis on how to improve the high-level design for lowering routing congestion in the implemented design at the final stages of design flow.

APPENDIX A

NDFT.cpp

//DFT Function Implementation using Numerical Sin and Cosine Functions

```
//Device and Timing//
//clk 05
//xc7z020clg484-1
#define SIZE 8 // Size of Array
#define N 20 // Number of numerical iterations to get sin/cos values for Maclaurin Srs
#define SIZEA 8
float SIN (double X);
float COS (double X);
void NDFT (double X_R[SIZEA], double X_I[SIZEA])
{
        double X_Real [2000];
        double X_Imag [2000];
        double X_Temp [2000];
        double w;
        double c,s;
        double dummy;
        int i,j;
        for (i = 0; i < SIZE; i++) {
#pragma HLS UNROLL
                X_Real [i] = 0.0;
                X_Imag [i] = 0.0;
                w = -(((2.0 * 3.141592653589) / SIZE) * (i));
                for (j=0; j< SIZE; j++) {
                        s = SIN(j * w);
                        c = COS(j * w);
                        X_Real[i] += (X_R[j] * c - X_I[j] * s);
                        X_Imag[i] += (X_R[j] * s + X_I[j] * c);
                        dummy = c * s;
                        X_Temp[i] = (dummy * i * j);
                }
        }
        for (int b =0; b<SIZE; b++) {
                X_R[b] = X_Real[b];
                X_{l[b]} = X_{lmag[b]};
        }
```

}

float SIN (double X)

{

}

{

int i;

```
#pragma HLS INLINE
       double X_pow;
       long X_fact;
       float sum;
       X_pow = X;
       X_fact = 1;
       sum = 0;
       int i;
       int count = 0;
       int dummy;
       for (i = 0; i < N; i++) {
#pragma HLS PIPELINE
```

```
if(i%2==0)
                      sum += X_pow/X_fact;
               else
                      sum -= X_pow/X_fact;
               X_fact = X_fact * (X_fact+1);
               X_pow = X_pow * X * X;
               count = count+i*2;
               dummy = count-i/2;
               if(i%2==0)
                       count = count+i*2;
               else
               dummy = count-i/2;
       }
return sum;
float COS (double X)
#pragma HLS INLINE
       double X_pow;
       long X_fact;
       float sum;
       X_pow = 1;
       X_fact = 1;
       sum = 0;
```

```
int count = 0;
int dummy ;
for (i = 0; i < N; i++) {
#pragma HLS PIPELINE
if(i%2==0)
sum -= X_pow/X_fact;
```

```
else

sum += X_pow/X_fact;

X_fact = X_fact * (X_fact+1);

X_pow = X_pow * X * X;

count = count+i/2;

dummy = count-i*2;

if(i%2==0)

count = count+i/2;
```

else

dummy = count-i*2;

} return sum;

}

APPENDIX B

NDFT_csynth.rpt

== Vivado HLS Report fo	or 'NDFT'					
* Date: Tue (Oct 8 14:	11:58 2019				
<pre>* Version: 2019. * Project: DFT_E * Solution: solut * Product family: zynq * Target device: xc7z0</pre>	1 (Build) orj cion1)20-clg484	2552052 on Fr -1	i May 24 15:28	:33 MDT 2019)		
== Performance Estimate	es					
+ Timing (ns): * Summary:						
Clock Target	Estimated	Uncertainty	+			
ap_clk 5.00 ++-	6.562	0.62 +	+			
+ Latency (clock cycles * Summary:	s): +	+	-+			
Latency min max	Interva min m	l Pipelin ax Type	e			
+++ 66081 66081	+ 66081 6	+ 6081 none	-+ 			
N/A * Loop: +	++	+		+		
 Loop Name	min 1	max Latenc	y achieved	target	Count	Pipelined
+ Loop 1.1 + Loop 1.2 + Loop 2.1 + Loop 2.2 + Loop 3.1 + Loop 3.1 + Loop 3.1 + Loop 4.2 - Loop 4 + Loop 4.2 - Loop 5 + Loop 5.1 + Loop 5.2 - Loop 6 + Loop 6.1 + Loop 6.2 - Loop 7 + Loop 7.1 + Loop 7.2 - Loop 8	483 483 483 8256 483 483 8256 483 8256 483 8256 483 8256 483 8256 483 8256 483 8256 483 8256	483 483 8256 10 483 8256 10 483 8256 10 483 8256 10 483 8256 10 483 8256 483 8256 483 8256 483 8256 483 483 483 8256 10 483 8256 10 483 8256 10 483 8256 10	321 - 851 21 321 - 851 21 321 - 851 21 321 - 851 21 321 - 851 21 321 - 851 21 321 - 851 21 321 - 851 21 321 - 851 21 321 - 851 21 321 - 851 21 321 - 851 21 321 - 851 21 321 - 321 -		200 200 8 200 200 200 8 200 200 8 200 200	yes yes no yes no yes yes
+ Loop 8.1 + Loop 8.2 - Loop 9	483 483 24	483 483 24	85 21 85 21 3 -	1 1	20 20 8	yes yes no

== Utilization Estimates

Routing Congestion Tracing in High-Level Synthesis Flow of FPGA based Systems

* Summary:							
+	++			+	++		
Name +	BRAM_18K +	DSP48E	F'F	LUT +	URAM ++		
DSP Expression	– –	- -	_ 0	<u>-</u> 2824	– –		
FIFO Instance	-	- 210	25607	<u>-</u> 11687	– –		
Memory Multiplexer		-	0 - 11120	0 4599 1024			
+	++			+	_ ++		
+	+	210	106400	+	0 ++		
Hitilization (%)	+			+	++		
+	++			+	++		
+ Detail:							
* Instance: +				+			+
++	+++ Insta	+		1		Module	I
BRAM_18K DSP48E	FF LUI	: URAM		1		nourc	I
+++	++			+			+
NDFT_dadd_64n 0 3 1047	s_64ns_64_1 1102 0	4_full_c	lsp_1_U4	NDI	FT_dadd	_64ns_64ns_64_14_full_dsp_1	
NDFT_dadddsub 0 3 1047	_64ns_64ns_ 1102 0	_64_14_fu)	ull_dsp_1_	U3 NDI	FT_dadd	ldsub_64ns_64ns_64_14_full_dsp_1	Ι
NDFT_ddiv_64n	s_64ns_64_5 3871 0	59_1_U9		NDI	FT_ddiv	_64ns_64ns_64_59_1	I
NDFT_dmul_64n 0 11 456	s_64ns_64_1 603 0	0_max_ds	sp_1_U5	NDI	FT_dmul	_64ns_64ns_64_10_max_dsp_1	I
NDFT_dmul_64n	s_64ns_64_1 6031 0	0_max_ds	sp_1_U6	NDI	FT_dmul	_64ns_64ns_64_10_max_dsp_1	I
NDFT_dmul_64n	s_64ns_64_1	0_max_ds	sp_1_U7	NDI	FT_dmul	_64ns_64ns_64_10_max_dsp_1	Ι
NDFT_dmul_64n	s_64ns_64_1	.0_max_ds	sp_1_U8	NDI	FT_dmul	_64ns_64ns_64_10_max_dsp_1	I
NDFT_fpext_32	ns_64_3_1_t	J2		NDI	FT_fpex	t_32ns_64_3_1	I
NDFT_fptrunc_	64ns_32_3_1	U1		NDI	FT_fptr	runc_64ns_32_3_1	I
NDFT_mul_64s_	64s_64_12_1	U11		NDI	FT_mul_	64s_64s_64_12_1	I
NDFT_mul_64s_	64s_64_12_1	U12		ND	FT_mul_	_64s_64s_64_12_1	I
NDFT_mul_64s_	64s_64_12_1	U13		NDI	FT_mul_	64s_64s_64_12_1	I
NDFT_mul_64s_	64s_64_12_1	U14		NDI	FT_mul_	64s_64s_64_12_1	I
NDFT_mul_64s_	64s_64_12_1	U15		NDI	FT_mul_	64s_64s_64_12_1	I
NDFT_mul_64s_	64s_64_12_1	U16		NDI	FT_mul_	64s_64s_64_12_1	I
NDFT_mul_64s_	64s_64_12_1	U17		NDI	FT_mul_	64s_64s_64_12_1	I
NDFT_mul_64s_	64s_64_12_1	U18		NDI	FT_mul_	64s_64s_64_12_1	
NDFT_mul_64s_	64s_64_12_1	U19		ND]	FT_mul_	64s_64s_64_12_1	I
NDFT_mul_64s_	135 0 64s_64_12_1	U20		ND]	FT_mul_	64s_64s_64_12_1	I
0 10 922 NDFT_mul_64s_	135 0 64s_64_12_1	U21		NDI	FT_mul_	64s_64s_64_12_1	I
01 101 9221 NDFT_mul_64s_	135 0 64s_64_12_1	U22		NDI	FT_mul_	64s_64s_64_12_1	I
0 10 922 NDFT_mul_64s_	135 0 64s_64_12_1	U23		NDI	FT_mul_	64s_64s_64_12_1	I
0 10 922 NDFT_mul_64s_	135 0 64s_64_12_1) U24		NDI	FT_mul_	64s_64s_64_12_1	
0 10 922 NDFT_mul_64s_	135 0 64s_64_12_1	U25		NDI	FT_mul_	64s_64s_64_12_1	I
0 10 922 NDFT_mul_64s_	135 0 64s_64_12_1) U26		NDI	FT_mul_	_64s_64s_64_12_1	I
0 10 922 NDFT_sitodp_6	135 0 4ns_64_8_1_) _U10		NDI	FT_sitc	dp_64ns_64_8_1	I
0 0 549	625 0) 		+			+
++	+	+					

Routing Congestion Tracing in High-Level Synthesis Flow of FPGA based Systems

|Total | | | 0| 210| 25607| 11687| 0| +---+---+

* DSP48E:

N/A

* Memory:

+ Memory	+ Module	BRAM_18K	+ FF	LUT	URAM	Words	Bits	Banks	W*Bits*Banks
X_Real_U X_Imag_U	NDFT_X_Real	8 8	0	0	0	2000 2000	64 64	1 1	128000 128000
+	+	16	0	+	0	4000	128	2	256000

4		

* FIFO: N/A

* Expression:						
Variable Name	Operation	DSP48E	FF	LUT	Bitwidth P0	Bitwidth P1
ladd 1n121 1 fu 1866 p2	+	01	01	151		11
ladd ln121 2 fu 1957 p2	, . I + I	0	01	151	51	11
ladd ln121 3 fu 2048 p2	, . +	0	01	151	51	11
add 1n121 4 fu 2139 p2	+	0	0	151	51	1
add ln121 5 fu 2230 p2	+	0	0	15	5	1
add ln121 6 fu 2321 p2	+	0	0	15	5	1
add_ln121_7_fu_2412_p2	+	0	0	15	5	1
add_ln121_fu_1775_p2	+	0	0	15	5	1
add_ln130_1_fu_1876_p2	+	0	0	71	1	64
add_ln130_2_fu_1967_p2	+	0	0	71	1	64
add_ln130_3_fu_2058_p2	+	0	0	71	1	64
add_ln130_4_fu_2149_p2	+	0	0	71	1	64
add_ln130_5_fu_2240_p2	+	0	0	71	1	64
add_ini30_6_tu_2331_p2	+	01	01	/1	1 1	64
add_ini30_/_ru_2422_p2	+	0	01	711	11	64
add_ini30_iu_i/85_p2	+	01	01	121	1	64
ladd 1n38 2 fu 1906 n2		01	01	131	4	11
$add_{1038_3}fu_{1997_02}$	· · ·	01	01	131	41	11
ladd 1n38 4 fu 2088 p2	, , , +	01	01	131	41	11
ladd 1n38 5 fu 2179 p2	, . I + I	0	01	131	4	11
ladd 1n38 6 fu 2270 p2	+	0 1	01	131	41	11
ladd 1n38 7 fu 2361 p2	+	0 1	01	131	41	- 1
add 1n38 fu 1724 p2	+	0	0	13	4	1
add ln76 1 fu 1832 p2	+	0	0	15	5	1
add_ln76_2_fu_1923_p2	+	0	0	15	5	1
add_ln76_3_fu_2014_p2	+	0	0	15	5	1
add_ln76_4_fu_2105_p2	+	0	0	15	5	1
add_ln76_5_fu_2196_p2	+	0	0	15	5	1
add_ln76_6_fu_2287_p2	+	0	0	15	5	1
add_ln76_7_fu_2378_p2	+	0	0	15	5	1
add_ln76_fu_1741_p2	+	0	0	15	5	1
add_in8/_i_fu_1842_p2	+	01	01	/1	11	64
add_in87_2_iu_1933_p2	+	01	01	711	1 1	64
ladd 1n87 4 fu 2115 n2		01		711	11	64
ladd 1n87 5 fu 2206 n2	T L	01	01	711	⊥ 1	641
ladd 1987 6 fu 2200_p2	T L	01		711	1 I	641
ladd 1n87 7 fu 2388 p2	· · ·	0 1	01	711	11	641
ladd 1n87 fu 1751 p2	, , , I + I	0	01	711	11	641
lb fu 2452 p2	, . I + I	0	01	1.3	41	11
licmp ln121 1 fu 1860 p2	icmp	0	0	111	51	51
icmp ln121 2 fu 1951 p2	icmp	0	0	11	51	5
icmp ln121 3 fu 2042 p2	icmp	0	0	11	5	51
icmp_ln121_4_fu_2133_p2	icmp	0	0	11	5	5
icmp_ln121_5_fu_2224_p2	icmp	0	0	11	5	5
icmp_ln121_6_fu_2315_p2	icmp	0	0	11	5	5
icmp_ln121_7_fu_2406_p2	icmp	0	0	11	5	5
icmp_ln121_fu_1769_p2	icmp	0	0	11	5	5
icmp_ln38_1_fu_1809_p2	icmp	0	0	11	4	5
icmp_1n38_2_fu_1900_p2	icmp	0	0	11	4	5
licmp_ln38_3_tu_1991_p2	icmp	0	0	11	4	51
1cmp_ln38_4_tu_2082_p2	icmp	0	0	11	4	5
11 cmp_1n38_5_tu_21/3_p2	1cmp	0	0	11	4	5
110mp_1n38_6_1U_2264_p2	i icmp	0	0	111	4	5
$1 \pm cmp \pm 1130 = 7 \pm 10 \pm 2333 = p2$	icmp	0		111	4	5
Tremb_TH20_TH_1/TQ_b5	I TCWb	U	υI	111	4	5

Routing Congestion Tracing in High-Level Synthesis Flow of FPGA based Systems

ap_enable_pp9	xor	0		2	1	2
lap_enable_pp0					4 1	
	xor	1 0		2	1	21
ap_enable_pp/	xor	0		2	1	21
ap_enable_pp6	xor	0		2	1	2
lap_enable_pp5	xor	0		2	1	21
ap_enable_pp4	xor	0	0	2	1	21
ap_enable_pp3	xor	0		2	1	21
ap_enable_pp2	xor	0	0	2	1	21
ap_enable_pp15	xor	0	0	2	1	21
ap_enable_pp14	xor	0	0	2	1	2
ap_enable_pp13	xor	0	0	2	1	2
ap_enable_pp12	xor	0	0	2	1	2
ap_enable_pp11	xor	0	0	2	1	2
ap_enable_pp10	xor	0	0	2	1	2
ap_enable_pp1	xor	0	0	2	1	2
ap_enable_pp0	xor	0	0	2	1	2
select_ln81_fu_1762_p3	select	0	0	64	1	64
select_ln81_7_fu_2399_p3	select	0	0	64	1	64
select ln81 6 fu 2308 p3	select	0	0	64	1	64
select_ln81_5_fu_2217_p3	select	0	0	64	1	64
select_ln81_4_fu_2126_p3	select	0	0	64	1	64
select ln81 3 fu 2035 p3	select	0	0	64	1	64
select ln81 2 fu 1944 p3	select	0	0	64	1	64
select ln81 1 fu 1853 p3	select	0	0	64	1	64
select ln124 fu 1796 p3	select	i 0		64	1	64
select ln124 7 fu 2433 p3	select	0	0	64	1	64
select ln124 6 fu 2342 p3	select	0	0	64	1	64
select ln124 5 fu 2251 p3	select	0		64	1	641
select ln124 4 fu 2160 p3	select	0		64	1	641
select ln124 3 fu 2069 p3	select	0		64	1	641
Iselect 1n124 2 fu 1978 p3	select	0		64	1	641
Iselect 1n124 1 fu 1887 p3	select	1 0		64	1	641
licmp ln76 fu 1735 p2	icmp	1 0		111	5	51
licmp 1n76 7 fu 2372 n2	icmp			I 11	51	51
licmp 1n76 6 fu 2281 p2	icmp	1 0		1 11	5	51
licmp 1n76 5 fu 2190 p2	icmp	1 0		111	5	51
licmp 1n76 4 fu 2009 p2	icmp			I 11 I	5	51
licmp 1n76 3 fu 2008 p2	icmp	1 0		1 11	5	I 51
licmp 1n76 2 fu 1017 p2	icmp				5	51
licmp 1n76 1 fu 1826 n2	icmp			1 11	5	51

* Multiplexer:

+ Name	++ LUT	Input Size	Bits	Total Bits
+	++	+	+، ۱۲	+
IX Imag address0	<u>4</u> / <u>4</u> 7	101	111	1101
IX Imag d0	I 44 I	101	641	5761
IX B address0	I 47 I	101	31	301
IX Real address0	891	181	111	1981
IX Real d0	211	41	641	2561
IX fact 0 i3 0 reg 500	 I 91	21	641	1281
X fact 0 i3 1 reg 629	. 91	21	641	128
X fact 0 i3 2 reg 758	9	2	64	128
X fact 0 i3 3 reg 887	91	2	64	128
X fact 0 i3 4 reg 1016	9	21	641	128
X fact 0 i3 5 reg 1145	9	2	64	128
X fact 0 i3 6 reg 1274	9	2	64	128
X fact 0 i3 7 reg 1403	9	2	64	128
X_fact_0_i_0_reg_455	9	2	64	128
X_fact_0_i_1_reg_584	9	2	64	128
X_fact_0_i_2_reg_713	9	2	64	128
X_fact_0_i_3_reg_842	9	2	64	128
X_fact_0_i_4_reg_971	9	2	64	128
X_fact_0_i_5_reg_1100	9	2	64	128
X_fact_0_i_6_reg_1229	9	2	64	128
X_fact_0_i_7_reg_1358	9	2	64	128
X_pow_0_i4_0_reg_512	9	2	64	128
X_pow_0_i4_1_reg_641	9	2	64	128
X_pow_0_i4_2_reg_770	9	2	64	128
X_pow_0_i4_3_reg_899	9	2	64	128
X_pow_0_i4_4_reg_1028	9	2	64	128
X_pow_0_i4_5_reg_1157	9	2	64	128
X_pow_0_i4_6_reg_1286	9	2	64	128
X_pow_0_i4_7_reg_1415	9	2	64	128
X_pow_0_i_0_reg_467	9	2	64	128
X_pow_0_i_1_reg_596	9	2	64	128
X_pow_0_i_2_reg_725	9	2	64	128

IX pow 0 i 3 reg 854	9	2	641	1281
X pow 0 i 4 reg 983	9	2	64	128
IX pow 0 i 5 reg 1112	1 9	2	641	128
IX pow 0 i 6 reg 1241	1 91	2	641	1281
IX pow 0 i 7 reg 1370	9	2	641	1281
lap NS fsm	2193	853	11	8531
lap enable reg pp0 iter4	9	2	11	21
lap enable reg pp10 iter4	1 91	2	11	21
lap enable reg pp11 iter4	1 91	2	11	21
lan enable reg nn12 iter4	1 91	2	11	21
lan enable reg nn13 iter4	1 91	2	11	21
lap_enable_reg_ppi5_iter4	1 91	2	11	21
lap_enable_reg_pp14_rer4		2	11	21
lap_enable_reg_ppi5_rter4	1 91	2	1	21
lap_enable_reg_ppi_iter4	9	2	1	21
[ap_enable_reg_pp2_iter4	9	2	1	21
[ap_enable_reg_pp3_iter4	9	2	1	21
ap_enable_reg_pp4_iter4	9	2	11	21
[ap_enable_reg_pp5_iter4	9	2	1	21
ap_enable_reg_pp6_iter4	9	2	1	21
ap_enable_reg_pp/_iter4	9	2	1	21
ap_enable_reg_pp8_iter4	9	2	11	21
ap_enable_reg_pp9_iter4	9	2	1	2
ap_phi_mux_X_fact_0_i3_0_phi_fu_504_p4	9	2	64	128
ap_phi_mux_X_fact_0_i3_1_phi_fu_633_p4	9	2	64	128
ap_phi_mux_X_fact_0_i3_2_phi_fu_762_p4	9	2	64	128
ap_phi_mux_X_fact_0_i3_3_phi_fu_891_p4	9	2	64	128
ap_phi_mux_X_fact_0_i3_4_phi_fu_1020_p4	9	2	64	128
ap_phi_mux_X_fact_0_i3_5_phi_fu_1149_p4	9	2	64	128
ap_phi_mux_X_fact_0_i3_6_phi_fu_1278_p4	9	2	64	128
ap_phi_mux_X_fact_0_i3_7_phi_fu_1407_p4	9	2	64	128
ap phi mux X fact 0 i 0 phi fu 459 p4	9	2	64	128
ap phi mux X fact 0 i 1 phi fu 588 p4	9	2	64	128
ap phi mux X fact 0 i 2 phi fu 717 p4	9	2	64	128
ap phi mux X fact 0 i 3 phi fu 846 p4	9	2	64	128
ap phi mux X fact 0 i 4 phi fu 975 p4	9	2	64	128
lap phi mux X fact 0 i 5 phi fu 1104 p4	1 9	2	641	128
lap phi mux X fact 0 i 6 phi fu 1233 p4	1 9	2	641	128
lap phi mux X fact 0 i 7 phi fu 1362 p4	1 91	2	641	1281
lap phi mux X pow 0 i4 0 phi fu 516 p4	1 91	2	641	1281
lap phi mux X pow 0 i4 1 phi fu 645 p4	1 91	2	641	1281
lap phi mux X pow 0 i4 2 phi fu 774 p4	1 91	2	641	1281
lap phi_mux_x_pow_0_i4_2_phi_tu_//4_p4		2	641	1201
ap_phi_mux_x_pow_0_14_5_phi_10_905_p4	1 91	2	641	1201
ap_phi_mux_x_pow_0_14_4_phi_1u_1052_p4	1 91	2	641	120
ap_phi_mux_x_pow_0_14_5_phi_tu_1161_p4	9	2	641	1201
[ap_phi_mux_x_pow_0_14_6_phi_1u_1290_p4	1 91	2	041	1201
[ap_pni_mux_x_pow_0_14_/_pni_ru_1419_p4	1 9	2	641	128
ap_phi_mux_X_pow_0_i_0_phi_tu_4/0_p4	9	2	64	128
ap_phi_mux_X_pow_0_i_1_phi_fu_599_p4	9	2	64	128
ap_phi_mux_X_pow_0_i_2_phi_fu_728_p4	9	2	64	128
ap_phi_mux_X_pow_0_i_3_phi_fu_857_p4	9	2	64	128
ap_phi_mux_X_pow_0_i_4_phi_fu_986_p4	9	2	64	128
ap_phi_mux_X_pow_0_i_5_phi_fu_1115_p4	9	2	64	128
ap_phi_mux_X_pow_0_i_6_phi_fu_1244_p4	9	2	64	128
ap_phi_mux_X_pow_0_i_7_phi_fu_1373_p4	9	2	64	128
ap_phi_mux_i_0_i1_0_phi_fu_481_p4	9	2	5	10
ap_phi_mux_i_0_i1_1_phi_fu_610_p4	9	2	5	10
ap_phi_mux_i_0_i1_2_phi_fu_739_p4	9	2	5	10
ap_phi_mux_i_0_i1_3_phi_fu_868_p4	9	2	5	10
ap_phi_mux_i_0_i1_4_phi_fu_997_p4	9	2	5	10
ap_phi_mux_i_0_i1_5_phi_fu_1126_p4	9	2	5	10
ap_phi_mux_i_0_i1_6_phi_fu_1255_p4	9	2	5	10
ap_phi_mux_i_0_i1_7_phi_fu_1384_p4	9	2	5	10
ap phi mux i 0 i 0 phi fu 436 p4	9	2	51	10
ap_phi_mux_i_0_i_1_phi_fu_565_p4	9	2	5	10
ap_phi_mux_i_0_i_2_phi_fu_694_p4	9	2	51	10
ap_phi_mux_i_0_i_3_phi_fu_823_p4	9	2	51	10
ap_phi_mux_i_0_i_4_phi_fu_952_p4	9	2	51	10
ap_phi_mux_i_0_i_5_phi_fu_1081_p4	9	2	51	10
ap_phi_mux_i_0_i_6_phi_fu_1210_p4	9	2	5	10
ap phi mux i 0 i 7 phi fu 1339 p4	9	2	51	10
b 0 reg 1427	9	2	4	81
empty 10 reg 537	9	2.1	641	1281
empty 17 reg 666	9	2.1	641	128
lempty 24 reg 795	9	2	641	128
empty 31 reg 924	. 91	21	641	1281
lempty 38 reg 1053	, 91 91	21	641	1281
lempty 3 reg 408		21	641	1281
lempty 45 reg 1182		21	641	1281
lempty 52 reg 1311	1 91 1 01	2	641	1201
$ arp_f = 1438 \text{ p}$	ן שבו געבו	 17	6/1	1089 I
$ g_{P_{1}} ^{1} = g_{1} ^{1$	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	L T L	201	10561
larp fu 1460 opcode	1 15		24	T0201
13-5-147 + 100 Obcode	· + J	J		51

	<pre>grp_fu_1460_p0 grp_fu_1464_p0 grp_fu_1464_p0 grp_fu_1484_p0 grp_fu_1524_p0 grp_fu_1524_p0 grp_fu_1524_p0 grp_fu_1524_p0 i_0_i1_0_reg_477 i_0_i1_1_reg_606 i_0_i1_2_reg_735 i_0_i1_5_reg_1122 i_0_i1_6_reg_1251 i_0_i1_6_reg_1251 i_0_i_0_reg_432 i_0_i_1_reg_561 i_0_i_2_reg_690 i_0_i_3_reg_819 i_0_i_6_reg_1206 i_0_i_7_reg_1335 j_0_0_reg_420 j_0_1_reg_549 j_0_2_reg_678 j_0_3_reg_807 j_0_4_reg_936 j_0_5_reg_1065 j_0_7_reg_1323 storemerge1_reg_524 storemerge2_reg_653 storemerge3_reg_782 storemerge4_reg_911 storemerge5_reg_1040 storemerge7_reg_1298 storemerge7_reg_1298 storemerge7_reg_1298 storemerge7_reg_1298 storemerge7_reg_1298 storemerge7_reg_1298 storemerge7_reg_1298 storemerge7_reg_1298 storemerge7_reg_1298 storemerge7_reg_1298 storemerge7_reg_1298 storemerge7_reg_1298 storemerge7_reg_1298 storemerge7_reg_1298 storemerge7_reg_1298 storemerge7_reg_1298 storemerge7_reg_1298 storemerge7_reg_1298 storemerge7_reg_1391 sum_0_i2_1_reg_617 sum_0_i2_1_reg_617 sum_0_i2_2_reg_746 sum_0_i2_3_reg_875 sum_0_i2_4_reg_1004 sum_0_i2_5_reg_1103 sum_0_i2_6_reg_1262 sum_0_i_6_reg_1217 sum_0_i_7_reg_130 sum_0_rg_</pre>				53 21 47 15 97 50 85 117 9 9 9 9 9 9 9 9 9 9 9 9 9		12 4 10 3 20 1 17 2 20 1 17 2 20 2 211 17 22 2 <td< th=""><th>$\begin{array}{c} 64 \\ 64 \\ 64 \\ 64 \\ 64 \\ 64 \\ 64 \\ 64$</th><th>768 256 640 192 1280 704 1088 1600 10 10 10 10 10 10 10</th></td<>	$ \begin{array}{c} 64 \\ 64 \\ 64 \\ 64 \\ 64 \\ 64 \\ 64 \\ 64 $	768 256 640 192 1280 704 1088 1600 10 10 10 10 10 10 10
s +-	sum_0_i_7_reg_1346 			+-	9 -++		2	32 +	64
: +-	Fotal			 +_	4599 +-		1375	6611 +	22419
*	Register:								
+-	Name	++ FF	++ LUT	Bits	+ Const	Bits	+		
+ 22 22 22 22 22 22 22 22 22	<pre>K Imag_load_reg_3221 K Real_load_reg_3216 K fact_0_i3_0_reg_500 K fact_0_i3_1_reg_629 Fact_0_i3_2_reg_758 Fact_0_i3_4_reg_1016 Fact_0_i3_5_reg_1145 Fact_0_i3_6_reg_1274 Fact_0_i3_7_reg_1403 Fact_0_i_0_reg_455 Fact_0_i_1_reg_584 Fact_0_i_2_reg_713 Fact_0_i_2_reg_971 Fact_0_i_5_reg_1100</pre>	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	0 0 0 0 0 0 0 0 0 0	$\begin{array}{c} 6 \\ 6 \\ 4 \\ 6 \\ 6$	+ 		+ 		
2	<pre>{_fact_0_i_6_reg_1229 {_fact_0_i_7_reg_1358</pre>	64 64	0	64 64	 	0	 		

X pow 0 i4 0 reg 512	64	0	64	0	
X pow 0 i4 1 reg 641	64	0	641	0	
X pow 0 i4 2 reg 770	64	0	641	0	
X pow 0 i4 3 reg 899	64	0	64	0	
X pow 0 i4 4 reg 1028	64	0	64	0	
X pow 0 i4 5 reg 1157	64	0	64	0	
X pow 0 i4 6 reg 1286	64	0	64	0	
X pow 0 i4 7 reg 1415	64	0	641	0	
X pow 0 i 0 reg 467	64	0	64	0	
X pow 0 i 1 reg 596	64	0	641	0	
X pow 0 i 2 reg 725	641	01	641	01	
X pow 0 i 3 reg 854	641	01	64	01	
X pow 0 i 4 reg 983	641	0 1	641	01	
X pow 0 i 5 reg 1112	641	01	641	01	
X pow 0 i 6 reg 1241	641	01	641	01	
X pow 0 i 7 reg 1370	641	01	641	01	
ladd 1n121 1 reg 2621	51	01	51	01	
ladd 1n121 2 reg 2712	51	01	51	01	
ladd 1n121_3_reg_2803	51	01	51	01	
ladd 1n121 4 reg 2894	5	01	51	01	
ladd 1n121 5 reg 2985	51	01	51	01	
ladd 1n121 6 reg 3076	51	01	51	01	
ladd 1n121 7 reg 3157	51	01	51	01	
add 1n121 reg 2530	51	01	51	01	
ladd 1n130 1 reg 2631	641	01	641	01	
ladd 1n130 2 reg 2722	641	01	641	01	
ladd 1n130 3 reg 2813	641	01	641	01	
ladd 1n130 4 reg 2014	641	01	641	01	
ladd 1n130 5 reg 2995	641	01	641	01	
ladd 1n130 6 reg 3086	641	01	641	01	
ladd 1n130 7 reg 3167	641	01	641	01	
ladd 1n130 reg 2540	641		64		
ladd 1n38 1 rog 2568	1	01	11	01	
ladd 1n38 2 reg 2659		01	- 1	01	
ladd 1n38 3 rog 2750	1	01	11	01	
ladd 1n38 4 rog 2841	1 1	01	1 1	01	
ladd 1n38 5 rog 2032	1	01	1 1	01	
ladd 1n28 6 rog 2022		01	- 1	01	
ladd 1n38 7 rog 3114	41	01	41	01	
ladd 1n28 rog 2477	41	01	41	01	
ladd_1n76_1 mag_2502	<u>4</u>	01	41	01	
add_1076_1_reg_2592) E	01	51	01	
add_1n/6_2_reg_2003) E	01	21	01	
add_1176_5_reg_2774) 	01	51	01	
add_1n76_5_mag_2055) E	01	51	01	
add_1n/6_5_reg_2956) []	01	21	01	
add_11/6_6_reg_304/) []	01	21	01	
add_1n/6_/_reg_3128) []	01	21	01	
add_1n/6_reg_2501		01		01	
add_1167_1_reg_2602	04	01	041	01	
add_1n8/_2_reg_2093	64	01	641	01	
add_1007_5_reg_2764	64	01	641	01	
add_1007_4_reg_2075	64	01	641	01	
ladd 1n87 6 rog 2057	641	01	64	01	
add_1n07_7_meg_3037	641	01	641	01	
add_1n97_mag_25130	641	01	641	01	
laud_ino/_reg_25ii	041	01	041	01	
lap enable reg pp0 itor0	002		∠رن ۱۱	01	
lan enable reg nn0 iter1	ı ⊥l I 1ı	01	⊥ I 1 I	01	
lap enable reg pp0_iter?	⊥ ⊥ I I I I	01	⊥ I 1 I	01	
lan enable reg nn0 itor?	ı ⊥l 1ı	01	⊥ 1	01	
lap_enable_reg_pp0_iter3	1 1	01	1 1	01	
lan enable reg pp0_iter4	⊥ ⊥ 1।		⊥ 1 :	01	
lap_enable_reg_ppi0_iter1	1 1	01	11	01	
lap_chable_reg_pp10_iter1	. ⊥. . 1.	01	1	01	
lap_enable_reg_ppi0_iter2	1 1	01	1 1	01	
lap_enable_reg_pp10_iter4	11	01	11	01	
lan enable reg pp10_iter()	11	01	11	01	
lap enable reg pp11_iter1	ı ⊥l I 1I	01	⊥ I 1 I		
lap enable reg pp11_1ter?	<u>+</u> 1	01	⊥ I 1 I	01	
lap enable reg pp11_10012	i ⊥l 1 l	01	⊥ I 1 I	01	
lap enable reg pp11_iter/	⊥ 1		⊥ 1	01	
lap enable reg pp11_iter0	⊥ ⊥ I I 1 I	01	⊥ 1	01	
lap enable reg pp12_iter1	, <u>+</u> ∣ 1।	01	± 1	01	
lap enable reg pp12_iter?	, <u>+</u> ∣ 1∣	01	⊥ I 1 I	01	
lap enable reg pp12_iter3	11	01	± 1 1 1	01	
lap enable reg pp12_iter4	, <u>+</u> ∣ 1∣	01	± 1	01	
lap enable reg pp12_iter0	⊥ 1		⊥ 1	01	
lap enable reg pp13_iter1	⊥ ⊥ I I 1 I	01	⊥ I 1 I	01	
lap enable reg pp13_iter?	, <u>+</u> ∣ 1।	01	⊥ I 1 I	01	
lan enable reg pp13_iter?	ı ⊥l I 1ı	01	⊥ I 1 I	01	
lap enable reg pp13_iter4	⊥ ⊥ I I 1 I	01	⊥ I 1 I	01	
' ""		U	- 1	01	

ap enable reg pp14 iter0	1	0	1	0
ap_enable_reg_pp14_iter1	1	0	1	0
ap_enable_reg_pp14_iter2	1	0	1	0
ap_enable_reg_pp14_iter3	1	0	1	0
ap_enable_reg_pp14_iter4	1	0	1	0
ap_enable_reg_pp15_iter0	1	0	1	0
ap_enable_reg_pp15_iter1	1	0	1	01
ap_enable_reg_pp15_iter2		01	11	01
ap_enable_reg_pp15_iter3		01	11	01
lap_enable_reg_ppi5_iter4	_ 1	01	⊥ 1	01
lap_enable_reg_ppi_iter0	_ 1	01	1 I	01
lap_enable_reg_ppi_iteri	ı ⊥ı I 11	01	11	01
lap_enable_reg_pp1_iter3	⊥ ⊥ I	01	11	01
lap enable reg pp1_iter4	11	01	11	01
lap enable reg pp2 iter0	11	01	11	01
lap enable reg pp2_iter1	11	01	11	01
ap enable reg pp2 iter2	1	01	11	01
ap enable reg pp2 iter3	1	0	1	0
ap enable reg pp2 iter4	1	0	1	0
ap enable reg pp3 iter0	1	0	1	0
ap enable reg pp3 iter1	1	0	1	0
ap enable reg pp3 iter2	1	0	1	0
ap_enable_reg_pp3_iter3	1	0	1	0
ap_enable_reg_pp3_iter4	1	0	1	0
ap_enable_reg_pp4_iter0	1	0	1	0
ap_enable_reg_pp4_iter1	1	0	1	0
ap_enable_reg_pp4_iter2	1	0	1	0
ap_enable_reg_pp4_iter3	1	0	1	0
ap_enable_reg_pp4_iter4	1	0	1	0
ap_enable_reg_pp5_iter0	1	0	1	0
ap_enable_reg_pp5_iter1	1	0	1	0
ap_enable_reg_pp5_iter2	1	0	1	0
ap_enable_reg_pp5_iter3	1	0	1	0
ap_enable_reg_pp5_iter4	1	0	1	0
ap_enable_reg_pp6_iter0	1	0	1	0
ap_enable_reg_pp6_iter1	1	0	1	0
ap_enable_reg_pp6_iter2	1	0	1	0
ap_enable_reg_pp6_iter3	1	0	1	0
ap_enable_reg_pp6_iter4	1	0	1	0
ap_enable_reg_pp7_iter0	1	0	1	0
ap_enable_reg_pp7_iter1	1	0	1	0
ap_enable_reg_pp7_iter2	1	0	1	01
ap_enable_reg_pp/_iter3		01	11	01
ap_enable_reg_pp/_iter4		01	1	01
ap_enable_reg_ppo_iter0	<u>1</u>	01	11	01
ap_enable_reg_ppo_iteri	_ 1	01	1 I	01
lap_enable_reg_ppo_iter2	⊥ 1	01	1 I	01
lap_enable_reg_pp0_iter5	⊥ ⊥ I I 1 I	01	1 I	01
lap_enable_reg_pp0_iter()	11	01	11	01
lap enable reg pp9_iter1	11	01	11	01
lap enable reg pp9_iter2	11	01	11	01
ap enable reg pp9 iter3	1	01	11	01
ap enable reg pp9 iter4	1	0	1	01
b 0 reg 1427	4	0	4	0
b reg 3195	4	0	4	0
empty 10 reg 537	64	0	64	0
empty_17_reg_666	64	0	64	0
empty_24_reg_795	64	0	64	0
empty_31_reg_924	64	0	64	0
empty_38_reg_1053	64	0	64	0
empty_3_reg_408	64	0	64	0
empty_45_reg_1182	64	0	64	0
empty_52_reg_1311	64	0	64	0
i_0_i1_0_reg_477	51	0	5	0
i_0_i1_1_reg_606	5	0	5	0
1_U_i1_2_reg_735	5	0	5	0
1_0_11_3_reg_864	5	01	51	01
11_U_11_4_reg_993	5	01	5	UI
11_U_11_5_reg_1122	5	01	5	UI
11_U_11_0_reg_1251	5	01	5	UI
1±_0_1_0_reg_1300) D		51	U I
$1 \pm 0 \pm $	5 5	01	51	
$\begin{array}{c} 1 \pm 0 \\ 1 \pm 0 \\$	J 5	01	51	
$1 \pm 0 \pm 2 \pm 2$	5 5	01	51	
$1 \pm 0 \pm 2 \pm 2$	ן או הו	01	51	01
li 0 i 5 reg 1077	ן או הו	01	51	01
li 0 i 6 reg 1206	, JI I 51	01	51	01
li 0 i 7 reg 1335	51	01	51	01
licmp ln121 1 reg 2617	11	01	11	01
· ····	÷ 1	~ I	÷ 1	01

icmp ln121 2 reg 2708	1	0	1	0
icmp ln121 3 reg 2799	1	0	1	0
licmp ln121 4 reg 2890	I 1I	0 1	11	0
licmp ln121 5 reg 2981	· _ ·	01	11	01
licmp 1n121 6 reg 3072	· _ · I 1 I	01	11	01
licmp ln121 7 reg 3153	· -· · 1·	01	11	01
licmp ln121 reg 2526	· - · · · · · · · · · · · · · · · · · ·	01	11	01
ligmp 1p76 1 rog 2588	ı ⊥ı ı 1ı	01	11	01
licmp 1n76 2 rog 2679	I ⊥I I 1I	01	11	01
liamp 1776 2 mag 2770	 1	01	11	01
licmp_in/6_3_reg_2//0	_ 1.	01	1	01
licmp_in/6_4_reg_2861	_	01	11	01
licmp_1n/6_5_reg_2952	<u>1</u>	01	11	01
icmp_1n76_6_reg_3043	1	0	1	0
icmp_ln76_7_reg_3124	1	0	1	0
icmp_ln76_reg_2497	1	0	1	0
j_0_0_reg_420	4	0	4	0
j 0 1 reg 549	4	0	4	0
j_0_2_reg_678	4	0	4	0
j 0 3 reg 807	4	0	4	0
li 0 4 reg 936	4	01	4	0
li 0 5 reg 1065	1 41	01	4 1	01
li 0 6 reg 1194	1 41	01	41	01
1j_0_0_10g_1134	I 1I	01	1	01
J_0_/_1eg_1323	4 61	01	641	01
1mut_tits0_t_teg_2030	1 04	01	041	U I
1mu1_1n130_2_reg_2/2/	64	U	041	U
[mu1_1n130_3_reg_2818	64	0	64	0
[mu1_1n130_4_reg_2909	64	0	64	0
[mu1_1n130_5_reg_3000	64	0	64	0
mul_ln130_6_reg_3091	64	0	64	0
mul_ln130_7_reg_3172	64	0	64	0
mul_ln130_reg_2545	64	0	64	0
mul_ln87_1 reg 2607	64	0	64	0
mul_ln87_2_reg_2698	64	01	641	0 1
[mul ln87 3 reg 2789	641	01	641	01
[mu] 1n87 4 reg 2880	641	01	641	01
lmul ln87 5 reg 2971	641	01	641	01
[mu1_1n87_6_rog_3062	6/1	01	6/1	01
1mu1_1n07_0_reg_5002		01	641	01
/mu1_110/_/_reg_5145	041	01	041	01
[mu1_1n8/_reg_2516	64	01	641	01
reg_1563	64	01	64	01
reg_1569	64	0	64	0
reg_1583	64	0	64	0
reg_1588	64	0	64	0
reg_1600	64	0	64	0
reg 1605	64	0	64	0
reg 1612	64	0	64	0
reg 1634	641	0	641	0
lreg 1646	1641	0 1	641	0
lreg 1665	641	01	641	01
lreg 1671	641	01	641	01
Ireg_1677	641	01	641	01
lrog_1682	1 641	01	641	01
1 Leg_1082		01	041	01
1 - Cy_100/	I 04	01	641	UI
1109_1092	1 04	01	641	U
reg_1/01	64	01	64	01
reg_1/10	64	0	64	0
select_ln124_1_reg_2641	64	0	64	0
select_ln124_2_reg_2732	64	0	64	0
select_ln124_3_reg_2823	64	0	64	0
select_ln124_4_reg_2914	64	0	64	0
select_ln124_5_reg_3005	64	0	64	0
select_ln124_6_reg_3096	64	0	64	0
select_ln124_7_reg_3177	64	0 1	641	01
select ln124 reg 2550	641	01	641	01
select ln81 1 reg 2612	641	01	641	01
lselect 1n81 2 reg 2703	641	01	641	01
Iselect 1n81 3 reg 2794	. 511 1 641	01	641	01
lselect 1n81 4 reg 2885	, 5-1 6/1	01	6/1	01
leplact 1n81 5 roc 2076	ן דיט גאין	01	611	01
leoloct 1p91 6 xox 2067	1 041 1 CAI	01	641	01
Loologt 1001 7 mor 2140	1 04		041	01
Select_inst_/_reg_3148	1 04	01	041	UI
select_in81_reg_2521	64	0	641	0
storemergel_reg_524	64	0	64	0
storemerge2_reg_653	64	0	64	0
storemerge3_reg_782	64	0	64	0
storemerge4_reg_911	64	0	64	0
storemerge5_reg_1040	64	0	64	0
storemerge6_reg_1169	64	0	64	0
storemerge7_reg_1298	64	0	64	0
storemerge reg 395	64	0	641	0
sum 0 i2 0 reg 488	32 İ	0 i	321	0 1
sum 0 i2 1 reg 617	321	0	321	01
			· · ·	

Routing Congestion Tracing in High-Level Synthesis Flow of FPGA based Systems

Total 11120 1024 9164 60	<pre> sum_0_i2_2_reg_746 sum_0_i2_3_reg_875 sum_0_i2_4_reg_1004 sum_0_i2_5_reg_1133 sum_0_i2_6_reg_1262 sum_0_i_2_reg_701 sum_0_i_4_reg_959 sum_0_i_4_reg_959 sum_0_i_5_reg_1088 sum_0_i_6_reg_1217 sum_0_i_7_reg_1346 trunc_1n121_1_reg_2626 trunc_1n121_3_reg_2808 trunc_1n121_6_reg_3081 trunc_1n121_6_reg_3081 trunc_1n121_7_reg_3162 trunc_1n121_reg_2535 trunc_1n76_1_reg_2535 trunc_1n76_2_reg_2688 trunc_1n76_3_reg_2779 trunc_1n76_4_reg_2870 trunc_1n76_6_reg_3052 trunc_1n76_7_reg_3133 trunc_1n76_reg_2506 zext_1n56_reg_300 icmp_1n121_3_reg_2708 icmp_1n121_4_reg_2890 icmp_1n121_4_reg_2890 icmp_1n121_7_reg_3133 trunc_1n76_reg_2506 zext_1n56_reg_300 icmp_1n121_reg_2617 icmp_1n121_6_reg_3072 icmp_1n121_7_reg_3153 icmp_1n121_7_reg_3153 icmp_1n121_7_reg_3153 icmp_1n121_reg_2617 icmp_1n121_reg_2617 icmp_1n121_reg_2617 icmp_1n121_reg_2708 icmp_1n121_7_reg_3153 icmp_1n121_reg_2708 icmp_1n121_reg_2708 icmp_1n121_reg_2708 icmp_1n121_reg_2708 icmp_1n121_reg_2708 icmp_1n121_reg_2708 icmp_1n76_1_reg_2808 icmp_1n76_1_reg_2808 icmp_1n76_1_reg_2808 icmp_1n76_1_reg_2808 icmp_1n76_reg_2497 trunc_1n121_reg_2626 trunc_1n121_reg_2770 icmp_1n76_reg_2177 trunc_1n121_reg_2770 icmp_1n76_reg_2177 trunc_1n121_reg_2770 trunc_1n121_reg_2777 trunc_1n121_reg_2777 trunc_1n121_reg_2777 trunc_1n121_reg_2777 trunc_1n76_reg_2808 trunc_1n121_reg_2808 trunc_1n121_reg_2</pre>	$ \begin{vmatrix} & 32 \\ 32 \\ 32 \\ 32 \\ 32 \\ 32 \\ 32 \\ 32$	I 0 I 32 I 32 <t< th=""><th>32 32 32 32 32 32 32 32 32 32 32 32 32 3</th><th></th></t<>	32 32 32 32 32 32 32 32 32 32 32 32 32 3	
	trunc_in/6_reg_2506 + Total +	64 + 11120 +	32 + 1024 +	9164	0 ++ 60

== Interface

* Summary: + The second secon

Routing Congestion Tracing in High-Level Synthesis Flow of FPGA based Systems

X_R_address0 X_R_ce0 X_R_we0 X_R_d0 X_R_q0 X_I_address0 X_I_ce0 X_I_we0 X_I_we0 X_I_d0	<pre> out out out out in out out out out out</pre>		3 1 64 64 3 1 1 64	ap_memory ap_memory ap_memory ap_memory ap_memory ap_memory ap_memory ap_memory		X_R X_R X_R X_R X_R X_I X_I X_I X_I X_I		array array array array array array array array	
X_I_d0 X_I_q0 +	out in	 _+-	64 64	ap_memory ap_memory	 +	X_I X_I	 +	array array	+
1									

APPENDIX C

correlate_cumulated.py

import csv

```
# reading csv to list [['code_lineNo', 'hls_net_name'] e.g. ['0', 'X_R']]
with open('HLS_nts.csv', 'r') as f:
  reader = csv.reader(f)
  net_names = list(reader)
```

```
# reading all congested net names to list
with open('Congested_nets.csv', 'r') as f:
lines = f.read().splitlines()
```

```
#count for each HLS_net, occuring how many times in congested nets
for i in range(len(net_names)):
    word = net_names[i][1]  # get name of single HLS_Net
    count = (sum(word in line for line in lines))
    net_names[i].append(count)
```

```
#filter out HLS_nets with zero match in congested nets
net_names_filter = []
sum = 0
already_present = False;
```

```
for word in net_names:
    if(word[2]!=0): # filter for value not 0
    already_present = False # check for already existing in net_names_filter array
    for 0 in net_names_filter: # if already present in net_names_filter, then add in same row
        if 0[0] == word[0] and 0[1] == word[1]:
            0[2] = 0[2]+word[2]
            already_present = True
            break
        if not already_present:
            net_names_filter.append(word)
        sum = sum + word[2]
        already_present = False
    # concatenate row number and sum
    words_filter_v1 = []
    for word in net_names_filter:
```

```
already_present = False
for o in words_filter_v1: # if already present in words_filter, then add in same row
if o[0] == word[0]: # if row number already present in words_filter, then add in same row
```

Routing Congestion Tracing in High-Level Synthesis Flow of FPGA based Systems
```
o[1] = o[1] + "," + word[1]
o[2] = o[2] + word[2]
already_present = True
break
if not already_present:
words_filter_v1.append(word)
words_filter_v1.sort(key=lambda x: x[2], reverse=True)
```

Bibliography

[1] M. Fingeroff and T. Bollaert. *High-Level Synthesis Blue Book*. Mentor Graphics Corporation, 2010

[2] D. D. Gajski and R. H. Kuhn. *Guest Editor's Introduction: New VLSI Tools*. IEEE Computer, December 1983

[3] Grant Martin, Gary Smith. *High-Level Synthesis: Past, Present, and Future*, IEEE Design & Test of Computers, July/August 2009

[4] Donald G. Bailey School of Engineering and Advanced Technology Massey University Palmerston North, New Zealand. *The Advantages and Limitations of High-level synthesis for FPGA Based Image Processing*

[5] J. Sanguinetti. Understanding high-level synthesis design's advantages. EE Times Asia, 26 April 2010

[6] F. Winterstein, S. Bayliss, and G. A. Constantinides. *High-level synthesis of dynamic data structures: A case study using Vivado HLS*. In International Conference on Field Programmable Technology, 2013

[7] Vivado Design Suite, User Guide. *High-Level Synthesis, UG902 (v2012.4).* Xilinx, Inc. December 18, 2012

[8] Catapult[®] High-Level Synthesis data sheet. Mentor

[9] https://www.mentor.com/hls-lp/success/bosch-visiontec

[10] Introduction to FPGA Design with Vivado HLS, UG998 (v1.1). Xilinx, Inc. January 22, 2019

[11] High-Level Synthesis, UG871 (v2017.1). Xilinx, Inc. May 5, 2017

[12] *Vivado Design Suite Tcl Command Reference Guide UG835 (v2017.3).* Xilinx, Inc. October 04, 2017

[13] Prashant Saxena, Rupesh S. Shelar, Sachin S. Sapatnekar. *Routing Congestion in VLSI Circuits: Estimation and Optimization.* Springer, Boston, MA

[14] UltraFast Design Methodology Guide, UG949 (v2018.2). Xilinx, Inc. June 7, 2017

[15] Chi-Li Yu, Kevin Irick. *Multidimensional DFT IP Generator for FPGA Platforms*. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, VOL. 58, NO. 4, APRIL 2011

[16] Ryan Kastner, Janarbek Matai, and Stephen Neuendorffer. *Parallel Programming for FPGAs.* http://hlsbook.ucsd.edu. Copyright 2011-2018.

[17] *https://www.xilinx.com/html_docs/xilinx2019_1/sdsoc_doc/hls-pragmas* (SDSoC Development Environment Help)