Master theses
CIC filter design with HLS

Master degree in Electronic Engineering

Author: Simone Impagnatiello

Supervisor: Prof. Mario Roberto Casu

Co-supervisor: Prof. Luciano Lavagno
Abstract

The thesis work is based on the use of the High-Level-Synthesis methodology and focuses on the use of an High-Level-Synthesis tool, Mentor Catapult, to apply the HLS design methodology to an industrial application. In collaboration with the company Silicon Mitus, a CIC filter is developed. The CIC filter is one of the upstream filters in an high-performance DAC for audio application, developed by Silicon Mitus. The thesis goal is to prove that an architecture designed with HLS design methodology, can achieve performance in terms of area, power consumption an timing, which are comparable with the one obtained by an architecture, designed with the classical RTL design flow. The thesis work starts with an introduction to HLS, explaining its concepts, the structures of HLS tools and its advantages over those of RTL design flow. An overview on the structures and the frequency behaviour of the CIC filters is reported, with different CIC filter state-of-the-art architectural solutions. Finally the description of the design flow is introduced and the final results are discussed.
# Contents

## List of Figures

<table>
<thead>
<tr>
<th>Chapter</th>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1.1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1.1.1</td>
<td>2</td>
</tr>
<tr>
<td>1</td>
<td>1.1.2</td>
<td>2</td>
</tr>
<tr>
<td>1</td>
<td>1.1.3</td>
<td>4</td>
</tr>
<tr>
<td>1</td>
<td>1.2</td>
<td>5</td>
</tr>
<tr>
<td>1</td>
<td>1.2.1</td>
<td>6</td>
</tr>
<tr>
<td>1</td>
<td>1.2.2</td>
<td>8</td>
</tr>
<tr>
<td>2</td>
<td>2.1</td>
<td>13</td>
</tr>
<tr>
<td>2</td>
<td>2.2</td>
<td>16</td>
</tr>
<tr>
<td>2</td>
<td>2.3</td>
<td>19</td>
</tr>
<tr>
<td>2</td>
<td>2.4.1</td>
<td>21</td>
</tr>
<tr>
<td>2</td>
<td>2.4.2</td>
<td>23</td>
</tr>
<tr>
<td>2</td>
<td>2.4.3</td>
<td>29</td>
</tr>
<tr>
<td>3</td>
<td>3.1</td>
<td>33</td>
</tr>
<tr>
<td>3</td>
<td>3.2</td>
<td>34</td>
</tr>
<tr>
<td>3</td>
<td>3.3</td>
<td>37</td>
</tr>
</tbody>
</table>

## High-Level-Synthesis and Mentor Catapult

1. **High-Level-Synthesis**
   - 1.1 Advantages of High-Level-Synthesis
   - 1.1.2 HLS flow description
   - 1.1.3 HLS State-of-the-Art

2. **Catapult C**
   - 1.2.1 Data types
   - 1.2.2 Synthesis tool steps

## CIC filter and state of art

1. **Cascaded Integrator and Comb (CIC) filter**
2. **CIC filter frequency response**
3. **Two possible algorithms for a CIC filter implementation**
4. **State-of-the-art CIC filter**
   - 2.4.1 Bit-serial implementation (Recursive structure)
   - 2.4.2 Implementation of a sharpened CIC filter
   - 2.4.3 CIC filter architecture with optimal performance

## C++ algorithm

1. **Reference filter specification**
2. **MATLAB code and algorithm by Silicon Mitus**
3. **MATLAB code translated in C++**
<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>3.3.1 The testing environment in C++</td>
<td>37</td>
</tr>
<tr>
<td>3.3.2 Filter algorithm and its implementation</td>
<td>39</td>
</tr>
<tr>
<td>3.4 C++ code to synthesize the CIC filter</td>
<td>43</td>
</tr>
<tr>
<td>4 CIC filter development with Catapult</td>
<td>50</td>
</tr>
<tr>
<td>4.1 Correctness verification of the synthesized architecture</td>
<td>51</td>
</tr>
<tr>
<td>4.2 Different architectures of the CIC filter and Catapult results</td>
<td>53</td>
</tr>
<tr>
<td>4.3 Final architecture and optimizations</td>
<td>55</td>
</tr>
<tr>
<td>4.3.1 Architecture functioning</td>
<td>61</td>
</tr>
<tr>
<td>5 Conclusion</td>
<td>65</td>
</tr>
<tr>
<td>A Code</td>
<td>67</td>
</tr>
<tr>
<td>A.1 Synthesizable code</td>
<td>67</td>
</tr>
<tr>
<td>A.2 C++ Testbench</td>
<td>69</td>
</tr>
<tr>
<td>Figure</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>1.1</td>
<td>HLS flow</td>
</tr>
<tr>
<td>1.2</td>
<td>Catapult flow</td>
</tr>
<tr>
<td>1.3</td>
<td>Quantization modes</td>
</tr>
<tr>
<td>1.4</td>
<td>Overflow modes</td>
</tr>
<tr>
<td>1.5</td>
<td>Methods for ac_fixed</td>
</tr>
<tr>
<td>1.6</td>
<td>Operators for ac_fixed</td>
</tr>
<tr>
<td>1.7</td>
<td>SCVerify infrastructure</td>
</tr>
<tr>
<td>2.1</td>
<td>Decimation filter with CIC structure</td>
</tr>
<tr>
<td>2.2</td>
<td>A single integrator stage</td>
</tr>
<tr>
<td>2.3</td>
<td>A single differential stage, with M=1</td>
</tr>
<tr>
<td>2.4</td>
<td>Scheme of the CIC decimation filter structure</td>
</tr>
<tr>
<td>2.5</td>
<td>Decimation filter implemented as a cascade of FIR filters</td>
</tr>
<tr>
<td>2.6</td>
<td>CIC filter frequency response, with M=1</td>
</tr>
<tr>
<td>2.7</td>
<td>CIC filter frequency response with M=2</td>
</tr>
<tr>
<td>2.8</td>
<td>General structure of a recursive CIC filter 2.8</td>
</tr>
<tr>
<td>2.9</td>
<td>General structure of a non-recursive CIC filter 2.8</td>
</tr>
<tr>
<td>2.10</td>
<td>Comparison between non-recursive and recursive algorithm, in terms of area,</td>
</tr>
<tr>
<td></td>
<td>power consumption and frequency</td>
</tr>
<tr>
<td>2.11</td>
<td>Structure of integrative stage (a) and derivative stage (b)</td>
</tr>
<tr>
<td>2.12</td>
<td>Array registers and adder decoder</td>
</tr>
<tr>
<td>2.13</td>
<td>Stop-band attenuation of a 6 order CIC filters</td>
</tr>
<tr>
<td>2.14</td>
<td>Stop-band attenuation of a 8 order CIC filters</td>
</tr>
<tr>
<td>2.15</td>
<td>Stop-band attenuation of a 10 order CIC filters</td>
</tr>
<tr>
<td>2.16</td>
<td>Pass-band droop of CIC filters of the 6-th order</td>
</tr>
</tbody>
</table>
2.17 Pass-band droop of CIC filters of the 8-th order .......................... 25
2.18 Pass-band droop of CIC filters of the 10-th order .......................... 25
2.19 The desired ACF curve that represents improvement in stop-band and
     in pass-band ........................................................................... 26
2.20 Architecture of the sharpened-response CIC filter .......................... 27
2.21 Comparison between the standard CIC response and the sharpened CIC
     response [12] .......................................................................... 27
2.22 CIC filter pass-band droop trend according to the decimation factors
     and parametrized on the filter order [12] ................................. 28
2.23 Sharpened CIC filter pass-band droop trend according to the decimation
     factors and parametrized on the filter order [12] ......................... 29
2.24 CIC filter for decimation operation [14] ....................................... 30
2.25 Comparison of area between the optimized architecture and the one
     produced by the MATLAB HDL code for ASIC implementation [14] . 31
2.26 Comparison of power between the optimized architecture and the one
     produced by the MATLAB HDL code for ASIC implementation [14] . 31
2.27 Comparison of frequency between the optimized architecture and the one
     produced by the MATLAB HDL code for ASIC implementation [14] . 31
2.28 Comparison of area between the optimized architecture and the one
     produced by the MATLAB HDL code for FPGA implementation [14] . 32
2.29 Comparison of frequency between the optimized architecture and the one
     produced by the MATLAB HDL code for FPGA implementation [14] . 32
3.1 Top level entity of the architecture provided by Silicon Mitus .......... 34
3.2 Structure of the MATLAB code for one single channel provided by Sili-
     con Mitus .............................................................................. 35
3.3 Pulse density modulation example ............................................. 36
3.4 Graphical representation of the integral section computation algorithm 41
3.5 Graphical representation of the decimation stage computation algorithm 41
3.6 Graphical representation of the derivative section computation algorithm 42
3.7 The basic principle of the integrative algorithm ......................... 44
3.8 The basic principle of the derivative section algorithm ................ 45
<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>4.1 ModelSim simulation of the reference architecture by Silicon Mitus</td>
<td>50</td>
</tr>
<tr>
<td>4.2 ModelSim simulation shows the correct behaviour of the architecture produced by Catapult</td>
<td>53</td>
</tr>
<tr>
<td>4.3 Simulation by SCVerify</td>
<td>55</td>
</tr>
<tr>
<td>4.4 How multiplexers, registers, functional units and logic affect the area of the different architectures</td>
<td>57</td>
</tr>
<tr>
<td>4.5 Silicon Mitus architecture (top view)</td>
<td>58</td>
</tr>
<tr>
<td>4.6 Internal structure of the reference architecture by Silicon Mitus</td>
<td>59</td>
</tr>
<tr>
<td>4.7 Clock setting</td>
<td>59</td>
</tr>
<tr>
<td>4.8 Signal setting</td>
<td>60</td>
</tr>
<tr>
<td>4.9 Top view designed by Catapult</td>
<td>61</td>
</tr>
<tr>
<td>4.10 Top view of the optimized architecture</td>
<td>62</td>
</tr>
<tr>
<td>4.11 Area estimation: Catapult vs Synopsys</td>
<td>62</td>
</tr>
</tbody>
</table>
# List of Tables

<table>
<thead>
<tr>
<th>Table</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.1</td>
<td>Numerical range of ac_int and ac_fixed</td>
<td>6</td>
</tr>
<tr>
<td>2.1</td>
<td>Sampling rate and word length for recursive algorithm</td>
<td>19</td>
</tr>
<tr>
<td>2.2</td>
<td>Sampling rate and word length for non-recursive algorithm</td>
<td>20</td>
</tr>
<tr>
<td>2.3</td>
<td>Pass-band distortion after decimation vs decimation factor [12]</td>
<td>28</td>
</tr>
<tr>
<td>2.4</td>
<td>Improvements for FPGA implementation [14]</td>
<td>30</td>
</tr>
<tr>
<td>2.5</td>
<td>Improvements for ASIC implementation [14]</td>
<td>30</td>
</tr>
<tr>
<td>4.1</td>
<td>Catapult results in terms of latency an throughput cycles and slack time</td>
<td>54</td>
</tr>
<tr>
<td>4.2</td>
<td>The table shows the resources allocated by Catapult for the different</td>
<td>56</td>
</tr>
<tr>
<td></td>
<td>architectural solutions</td>
<td></td>
</tr>
<tr>
<td>4.3</td>
<td>Synopsys results</td>
<td>57</td>
</tr>
<tr>
<td>4.4</td>
<td>Catapult and Synopsys results of the final architecture</td>
<td>63</td>
</tr>
<tr>
<td>4.5</td>
<td>Catapult final architecture evaluated with Synopsys</td>
<td>64</td>
</tr>
<tr>
<td>4.6</td>
<td>Catapult final architecture comparisons with Silicon Mitus architecture</td>
<td>64</td>
</tr>
</tbody>
</table>
CHAPTER 1

High-Level-Synthesis and Mentor Catapult

1.1 High-Level-Synthesis

Digital electronic systems have grown their complexity and this trend will only increase in the next future. This aspect of the digital design with the increasing capability of silicon technology, leads to a high effort from hundreds of engineers and very expensive projects in terms of time and cost. The request of short time-to-market reduces a product development time and the productivity per engineer has to increase to allow the development and the optimization of products.

Designs developed with hardware description language will eventually become impractical because of the growing complexity of the systems. These reasons have forced design methodologies and tools to rise the abstraction description levels. In particular, designers would use High-Level-Language (HLL) to describe the algorithm, instead of using hand-written Verilog or VHDL code, describing a RTL architecture.

Typically, design projects start with some kind of specification. An executable code is created in HLL (typically MATLAB and C), providing functional specification. The first step of a design using traditional methodologies is to define an optimal architecture, and as a consequence to describe the architecture using hardware description language as Verilog or VHDL. This fully-manual approach hides very big problems: first, to find an optimal architecture is challenging, then manual interventions may cause errors, involving behavioural bugs.
High-Level-Synthesis is a design methodology that generates register-transfer level description from behavioural specification. More precisely, the HLS tool performs a translation of the high-level code into RTL-code starting from the description in an high-level programming language (C++, C, SystemC and others).

1.1.1 Advantage of High-Level-Synthesis

Reducing design and Verification effort

By working with HLS, designers need to worry only about the desired behaviour and not about implementation details, as clock, technology and so on. HLS tools allow to accelerate the design process and to reduce the verification effort. Verification can be done by writing few lines of code. Even if the HLS eliminates the manual intervention of the RTL code, it continues to guarantee some decisions that a designer could take, as the level of parallelism, the proper architecture (performing pipelining, re-timing for example) ad so on.

With HLS, it is possible to obtain correct RTL code, in a small amount of time.

More effective reuse

Since clock, technology and micro-architecture are automatically added by the HLS tool, changes can be made and verified more easily, without time-consuming problems as re-writing the code, the state machine or breaking a pipeline.

Investing R&D resources

HLS leads an important advantage: the research and development resources can be spent to create new algorithm and optimization, instead of writing RTL code. Features superiority, performance and low cost can be easily achieved rising the abstraction level.

1.1.2 HLS flow description

In Figure 1.1 a typical High-Level-Synthesis flow is described. The flow depends on the tool but typically most of the tools use this approach for the synthesis.
Compilation

The first step is the code compilation. Compilation typically includes other optimization codes as dead-code elimination or false data dependency elimination. A formal model is created by compiling the code. It contains informations about loops iterations, data dependencies and parallel structure in the HLL code. The compilation step produces a data flow graph (DFG), explaining all the data dependencies and the operations. DFG representation is extended by using control DFGs (CDFG) used to represent the control flow between the basic blocks and the data dependencies inside them.

Allocation

The allocation step provides the number and the type of allocated resources. This is not the unique step for resources allocation. Some resources could be added during the scheduling and the binding step. The allocation is done using the components of a specified library, where also timing power and area properties of the components are
Scheduling

The functional operations are scheduled into cycles. These functional operations can be chained, so that their outputs feed other successive operations, or scheduled to be executed in parallel, when no data dependencies occur.

Binding

In the binding phase, the tool checks if the allocated resources and scheduling allows the resources sharing. As a result every functional operation, variable and connection is bound to a physical resource. Since area and delay are estimated as early as possible, the binding step can perform some kind on optimization of the architecture.

Generation

This step takes all the decision taken in the allocation, scheduling and binding steps and it generates the final RTL architecture.

1.1.3 HLS State-Of-The-Art

It is possible to divide the story of the HLS in three generations. The first generation (1980s-early 1990s) failed [2] because of:

- input language (Silage);
- poor results quality, involving in too simple architecture, poor scheduling;
- domain specialization (HLS was DSP oriented, not appropriate for ASIC designs).

The second generation (mid-1990s-early 2000s) failed, too [2]. The main reasons are:

- attempting of substituting RTL synthesis with HLS;
- wrong input HLLs;
- variable and unpredictable results;
- hard validation process;
• poor attention on interfaces.

The current generation is the third (from early 2000s) [2]. In spite of the second and the first HLS generations, the third one is doing better for several reasons:

• Focus on domain of application: tools are used typically on domains where they have an higher probability of generating quality results (DSP application).
• the use of comfortable language to develop algorithms implies the success of the third generation;
• higher results quality;
• shifted design domains: the huge amount of signal and multimedia processing incorporated by many products, allows different kind of designs to take advantages from HLS;
• using HLS for FPGA means to quickly get an algorithm in hardware.

1.2 Catapult C

Catapult C is a product of Mentor Graphics used for HLS synthesis. Catapult accepts as inputs C/C++ and System C code producing register tranfer level (RLT) code. The target platforms are FPGA and ASIC. It is also capable of verifying the correctness of the output of the synthesized architecture, directly comparing its output with the ones produced by the description algorithm. In Figure 1.2 the Catapult design flow is shown. Notice the presence of a section (Constraints) exploiting the concept of Folding/Unfolding, Re-timing/Pipelining and so on, to explore different architectural solutions.

The High-level-synthesis tool needs the top entity to be specified. In this way the top-module specifies port interface and definitions, bit widths and data types. Another characteristic is that Catapult produces registered output so that it is easier to interface modules one to each other.

Since the C++ description is time agnostic, clock, enable and reset signals are added by the synthesis tool.
1.2.1 Data types

Catapult allows the designer to use variables defined in a way suitable to be used in the synthesized architecture in order to optimize the hardware design. There are two possible data types that can be used: ac\_int and ac\_fixed. The Table 1.1 shows

<table>
<thead>
<tr>
<th>TYPE</th>
<th>DESCRIPTION</th>
<th>NUMERICAL RANGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>ac_int(&lt;W, false&gt;)</td>
<td>unsigned integer</td>
<td>0 to (2^{W-1})</td>
</tr>
<tr>
<td>ac_int(&lt;W, true&gt;)</td>
<td>signed integer</td>
<td>(-2^{W-1}) to (2^{W-1} - 1)</td>
</tr>
<tr>
<td>ac_fixed(&lt;W, I, false&gt;)</td>
<td>unsigned fixed-point</td>
<td>0 to ((1 - 2^{-W})2^I)</td>
</tr>
<tr>
<td>ac_fixed(&lt;W, I, true&gt;)</td>
<td>signed fixed-point</td>
<td>((-0.5)2^I) to ((0.5 - 2^{-W})2^I)</td>
</tr>
</tbody>
</table>

the possible basic declaration of variables using ac\_int or ac\_fixed. The template parameter 'W' is a positive integer, so it defines the number of bits of the number. The second parameter 'I' defines the position of the fixed point, so it identifies the
number of bits representing the integer part. The third parameter is a boolean value
and can be set to "false" for unsigned numbers or "true" for signed. The fixed-point
datatype \( \text{ac\_fixed} \) has two additional template parameters. Its full template is:

\[
\text{ac\_fixed} < \text{intW}, \text{intI}, \text{boolS}, \text{ac\_q\_modeQ}, \text{ac\_o\_modeO} > \quad (1.1)
\]

The parameter \( \text{ac\_q\_mode} \) imposes which kind of Quantization method must be used
and the parameter \( \text{ac\_o\_mode} \) impose the Overflow method. In Tables 1.3 and 1.4 the
possible Quantization and Overflow modes are shown. The last thing to remark

<table>
<thead>
<tr>
<th>Modes</th>
<th>Behavior, ( q ) is ( 2^{\text{w}} )</th>
<th>Simulation/Synthesis cost</th>
</tr>
</thead>
<tbody>
<tr>
<td>AC_TRN (default)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(trunc towards ( -\infty ))</td>
<td></td>
<td></td>
</tr>
<tr>
<td>AC_TRN_ZERO (trunc towards 0)</td>
<td>( n &lt; 0 )</td>
<td></td>
</tr>
<tr>
<td>AC_RND (round towards ( +\infty ))</td>
<td>( n &lt; 0 )</td>
<td></td>
</tr>
<tr>
<td>AC_RND_ZERO (round towards 0)</td>
<td>( n &lt; 0 )</td>
<td></td>
</tr>
<tr>
<td>AC_RND_INF (round towards ( \pm\infty ))</td>
<td>( n &lt; 0 )</td>
<td></td>
</tr>
<tr>
<td>AC_RND_MIN_INF (round towards ( -\infty ))</td>
<td>( n &lt; 0 )</td>
<td></td>
</tr>
<tr>
<td>AC_RND_CONV (round towards even ( q ) multiples)</td>
<td>( n &lt; 0 )</td>
<td></td>
</tr>
</tbody>
</table>

Figure 1.3: Quantization modes

is that there a group of methods and operators that can be used using \( \text{ac\_int} \) and
\( \text{ac\_fixed} \) data types. A complete overview on these methods and operators is shown
in Figures 1.5 and 1.6.
1.2.2 Synthesis tool steps

Catapult synthesis tool needs different steps to complete the extraction of the RTL code.

- **Hierarchy**: Catapult requires to identify the top entity, selecting TOP in the *Hierarchy setting* in the *Constraint editor*;

- **Libraries**: the technology is set.

- **Mapping**: allows to set the clock frequency and also other signals related to timing as resets (synchronous and asynchronous) and enable;

- **Architecture**: to apply loop Pipeline and loop Unfolding technique to the architecture;

- **Schedule**:

  1. Catapult adds time to the design in this phase;

  2. Scheduling task determines when a certain operation must be performed and can be modified due to registers insertion, according to the target clock the architecture;

  3. Scheduling task corresponds to a *pipelining* operation, with the purpose of reducing the combinational delay;

---

<table>
<thead>
<tr>
<th>Mode</th>
<th>Behavior all references are to target type MIN, MAX are limits</th>
<th>Simulation/Synthesis cost</th>
</tr>
</thead>
<tbody>
<tr>
<td>AC.WRAP (default)</td>
<td>Drop bits to the left of MSB</td>
<td>No cost</td>
</tr>
<tr>
<td>AC.SAT</td>
<td>Saturate to closest of MIN or MAX</td>
<td>Overflow checking and Saturation logic</td>
</tr>
<tr>
<td>AC.SAT.ZERO</td>
<td>Set to 0 on overflow</td>
<td>Overflow checking and Saturation logic</td>
</tr>
<tr>
<td>AC.SAT.SYM</td>
<td>For unsigned: treat as AC.SAT, For signed: on overflow or number is MIN set to closest of ±MAX.</td>
<td>Overflow checking and Saturation logic</td>
</tr>
</tbody>
</table>

Figure 1.4: Overflow modes
### Methods for ac\_fixed

<table>
<thead>
<tr>
<th>Methods</th>
<th>ac_int(&lt;W,S&gt;)</th>
<th>ac_fixed(&lt;W,I,S,Q,O&gt;)</th>
</tr>
</thead>
<tbody>
<tr>
<td>slc(&lt;W2&gt;)(int_type i)</td>
<td>Returns slice of width (W2) starting at bit index (i), in other words slice ((W2-1+i \text{ downto } i)). Slice is returned as an ac_int(&lt;W2,S&gt;). Parameter (i) needs to be non-negative and could of any of the following types: ac_int, unsigned, int</td>
<td></td>
</tr>
<tr>
<td>set_slc( int_type i, ac_int(&lt;W2,S2&gt;) x )</td>
<td>Bits of (x) are copied at slice with LSB index (i). That is, bits ((W2-1+i \text{ downto } i)) are set with bits of (x). Parameter (i) needs to be non-negative and could of any of the following types: ac_int, unsigned, int</td>
<td></td>
</tr>
<tr>
<td>to_ac_int()</td>
<td>NOT DEFINED</td>
<td>return an ac_int(&lt;W1,S&gt;) where (W1) is (\text{max}(I, 1)). Equiv to AC_TRN quantization. Return type guarantees no overflows.</td>
</tr>
<tr>
<td>to_int(), to_uint(), to_long(), to_ulong(), to_int64(), to_uint64()</td>
<td>Conversions to various C INTS</td>
<td>Conversions to various C INTS Equiv to to_ac_int() followed by conversion</td>
</tr>
<tr>
<td>to_double()</td>
<td>Conversion to double</td>
<td>Conversion to double</td>
</tr>
<tr>
<td>to_string( ac_base_mode base_rep, bool sign_mag = false )</td>
<td>convert to std::string depending on parameters base_rep ([\text{AC_HEX, AC_DEC, AC_OCT, AC_BIN}]) and sign_mag</td>
<td></td>
</tr>
<tr>
<td>length()</td>
<td>Returns bitwidth (value of template parameter (W))</td>
<td></td>
</tr>
<tr>
<td>set_val&lt;ac_special_val&gt;()</td>
<td>Set to special value specified by template parameter (\text{AC_VAL_DC, AC_VAL_0, AC_VAL_MIN, AC_VAL_MAX, AC_VAL_QUANTUM}).</td>
<td></td>
</tr>
</tbody>
</table>

---

- **RTL**: Catapult generates the RTL netlist.

An important consideration must be done for the *Architecture* section. In this section it is possible to "pipeline" the loops. To pipeline a loop means that a new iteration can start before the current one has completed. This operation has two important results: execution of the loop iterations are overlapped and clearly an increase of performance since the loops run in parallel. When a loop is pipelined, the *initiation interval (II)* is set, and the number of pipeline stages are specified. The *initiation interval (II)* is
the number of clock cycles between the start of two consecutive loop iterations. As a direct consequence the loop pipelining leads to an increase of the allocated resources. As output Catapults provides:

- reports: RTL report and Cycle report;
- RTL description in VHDL and Verilog;
- Gantt chart: a timing chart;

<table>
<thead>
<tr>
<th>Operators</th>
<th>ac_int</th>
<th>ac_fixed</th>
</tr>
</thead>
<tbody>
<tr>
<td>Two operand +, -, *, /, %,</td>
<td>Arithmetic result. First or second arg may be C INT or ac_fixed / truncates towards 0</td>
<td>Arithmetic result. First or second arg may be ac_int or C INT / truncates towards 0. % NOT DEFINED</td>
</tr>
<tr>
<td>&gt;&gt;, &lt;&lt;</td>
<td>bidirectional return type is type of first operand</td>
<td>bidirectional return type is type of first operand</td>
</tr>
<tr>
<td>=</td>
<td>assignment</td>
<td>quantization, then overflow handling specified by target</td>
</tr>
<tr>
<td>+=, -=, *=, /=, %=, &amp;=, ^=, &gt;&gt;&gt;=, &lt;&lt;=</td>
<td>Equiv to op then assign. First arg is ac_int</td>
<td>Equiv to op then assign. First arg is ac_fixed</td>
</tr>
<tr>
<td>==, !=, &gt;, &lt;, &gt;=, &lt;=</td>
<td>First or second arg may be C INT or ac_fixed</td>
<td>First or second arg may be ac_int or C INT or C double</td>
</tr>
<tr>
<td>Unary +, -, ~</td>
<td>Arithmetic</td>
<td>Arithmetic</td>
</tr>
<tr>
<td>++x, x++, --x, x--</td>
<td>Pre/post incr/dec by 1</td>
<td>Pre/post incr/dec by 2**W</td>
</tr>
<tr>
<td>! x</td>
<td>Equiv to x == 0</td>
<td>Equiv to x == 0</td>
</tr>
<tr>
<td>(long long)</td>
<td>defined for ac_int&lt;W,true&gt;, W &lt;= 64</td>
<td>NOT DEFINED</td>
</tr>
<tr>
<td>(unsigned long long)</td>
<td>defined for ac_int&lt;W,false&gt;, W &lt;= 64</td>
<td>NOT DEFINED</td>
</tr>
<tr>
<td>x[i]</td>
<td>returns ac_int::ac_bitref index: ac_int, unsigned, int asserts for index out of bound</td>
<td>returns ac_fixed::ac_bitref index: ac_int, unsigned, int asserts for index out of bounds</td>
</tr>
</tbody>
</table>

Figure 1.6: Operators for ac_fixed
Finally, it is possible to proceed with the Verification step. The SCVerify infrastructure is shown in Figure 1.7.

SCVerify flow allows the validation of the RTL netlist using the testbench written in C/C++, comparing its output with a SCVerify-generated testbench. SCVerify places the RTL netlist in a SystemC wrapper and it encapsulates the C/C++ testbench with the C/C++ algorithm in the total infrastructure. The same input stimuli are passed to both the SystemC wrapper and the C/C++ testbench. Finally the output from both the modules are compared. SCVerify manages also timing signals:

- **generate_sync**: provides the synchronization events
  
  1. **ac_channel**: synchronization signals like handshake protocols signals (ces.in.valid, ccs.in.vld or *wait);
  2. **Transaction Done Signal (triosy.lz)**: it is a signal which is added to the C++ variables. This signal is enabled for 1 clock cycle at the completion of each I/O transaction;

- **generate_reset**: manages the assertion of the reset signal;

- **watch_comparators**: compares the output and reports the number of comparisons passed and the number of comparison failed.

SCVerify supports different simulation environments for verification as: Questasim and Modelsim, Synopsys VCS and Cadance IUS/NCSim.
Figure 1.7: SCVerify infrastructure
2.1 Cascaded Integrator and Comb (CIC) filter

In DSP systems, the applications for extraction narrow-band signals form wide-band source and narrow-band construction of wide-band signals are becoming more important. In audio applications different sample rates coexist and this means that it is necessary to change the rate of a system for lower or higher sampling rates. The change of the samples rates is performed exploiting two operations: interpolation, to increase the samples rates, and decimation, to decrease the samples rates.

In the following sections the decimation filtering is studies. The decimation operation can be performed using FIR-based filters. These class of filters have the great disadvantage of having a structure with multipliers. This means that the computational costs in terms of power consumption would increase dramatically, because it is necessary to perform a high number of multiplications per second. In a way to perform interpolation and decimation is introduced. Hogenauer proposed the CIC filters, a class of digital linear phase finite impulse response (FIR) filters, for decimation and interpolation operations. The peculiar characteristic of the CIC filter is its multiplierless structure, implying a save of power consumption and area, because it is no more necessary the coefficients storage for multipliers. In the following sections the behaviour of a CIC decimation filter is studied.
A CIC decimation filter structure is shown in Figure 2.1.

The entire structure of a decimation filter consists of two sections: the integral section and derivative section, also called comb section, connected by a decimation step $R$.

The integrator section is composed by a number $N$ of ideal integrator stages working at the high sampling rate $f_s$, where $N$ is the order of the filter. Each integrator stage is implemented as single-pole filter with a unitary feedback coefficient. A single integrator stage is shown in Figure 2.2. The performed equation by this base integrator is:

$$y[n] = y[n-1] + x[n]$$  \hspace{1cm} (2.1)

The transfer function of that stage is:

$$H_i(z) = \frac{1}{1 - z^{-1}}$$  \hspace{1cm} (2.2)

Since $N$ is the filter order, and so it contains the information about the number of stages per section, the transfer function of the total integrator section is the following:

$$H_I(z) = \left(\frac{1}{1 - z^{-1}}\right)^N$$  \hspace{1cm} (2.3)
The combinational or derivative part works at lower frequency: $f_s/R$, where $R$ is called integer change rate factor. This stage is composed by $N$ comb stages and each one is a differential delay $M$, that in practice is 1 or 2. A combinational stage is the one shown is Figure 2.3 and the performed equation is:

$$y[n] = y[n-1] - x[n - RM]$$  \hspace{1cm} (2.4)

Figure 2.3: A single differential stage, with M=1

Its transfer function is:

$$H_d(z) = 1 - z^{-RM}$$  \hspace{1cm} (2.5)

Even in this case the resulting transfer function of the whole differential section is:

$$H_D(z) = (1 - z^{-RM})^N$$  \hspace{1cm} (2.6)

There is a switch between the two sections, that for decimation filters, reduces the number of samples coming from the integral section by factor $R$ factor. The entire structure and transfer function of the CIC filter is:

Figure 2.4: Scheme of the CIC decimation filter structure

$$H_D(z)H_I(z) = \frac{(1 - z^{-RM})^N}{(1 - z^{-1})^N} = \sum_{k=0}^{RM-1} z^{-k}$$  \hspace{1cm} (2.7)

So from this result it is clear that a CIC filter is the equivalent of a cascade of $N$ FIR filters like in Figure 2.5, but it is less expensive for the following reasons:

- no multipliers and no storage for coefficients are required (saving of area);
- intermediate storage is reduced (saving of area);
- the CIC filter structure is very regular since it consists 2 sections (integral and differential);
- there is no need of control units or complex timing;
- re-usability of the same filter with different input sample rate

\[
Y(z) = H(z)X(z) \tag{2.8}
\]

where \(Y(z)\) is the \(z\)-transform of the output \(y[n]\), while \(X(z)\) is the \(z\)-transform of the input \(x[n]\).

Figure 2.5: Decimation filter implemented as a cascade of FIR filters

2.2 CIC filter frequency response

A CIC filter behaves like a low-pass filter. Since the CIC filter is an LTI filter, in order to evaluate the frequency response, it is necessary to evaluate the spectrum of the output signal divided by the spectrum of the input signal.
Thus the $H(z)$ has to be consider to evaluate the frequency response of a LTI filter like the CIC. In particular $H(z)$ has to be evaluated in the unit circle in the z-plane, where as definition, $z = e^{j(2\pi f_s)}$. Notice that $f_s = 1/t_s$ is the input sample rate. From (2.7), the frequency response can be simply obtained:

$$H(f) = \left(\frac{1 - e^{-j2\pi RMf_s}}{1 - e^{-j2\pi f_s}}\right)^N$$

From (2.9), it is possible to notice that $H(0) = (RM)^N$. So the frequency response of the CIC filter can be obtained by considering:

$$\frac{H(f)}{H(0)} = e^{-j\pi f_s (RM-1)N} \left[\frac{\sin(\pi f_s RM)}{\sin(\pi f_s)}\right]^N$$  \hspace{1cm} (2.10)

It is possible to notice that the zeros of the frequency response occur every $1/RM$, so both the **differential delay** and the **integer change rate factor** are parameters that can be used to control the zeros placements. In Figure 2.6, the frequency response of a CIC decimation filter is shown using the MATLAB function for the CIC filters:

$$\texttt{dsp.CICDecimator}(R, M, N)$$  \hspace{1cm} (2.11)

The simulation is done using the following parameters:

- $R=8$;
- $N=6$;
- $M=1$;
- $f_s=8$MHz

Notice that the zeros occur every $1/RM$ positions, which means that the zeros are placed every $8$MHz/$8*1$

Figure 2.7 displays the frequency response of the CIC decimation filter characterized by the same parameters ($R=8$ and $N=6$), but with $M=2$. In this case it is possible to appreciate that the zeros are placed every $1/RM$. This is important since for decimation filters implemented with CIC filter, the region around every $M$ – th zero, falls inside the passband, causing aliasing errors.
Figure 2.6: CIC filter frequency response, with M=1

Figure 2.7: CIC filter frequency response with M=2
2.3 Two possible algorithms for a CIC filter implementation

There are two ways for the implementation of a CIC filter: recursive and non-recursive [8]. The implementation described above in Figure 2.1 is a recursive structure.

\[
\frac{1}{(1 - z^{-1})^k} \quad N \quad (1 - z^{-1})^k
\]

Figure 2.8: General structure of a recursive CIC filter

In Figure 2.8 a general structure of a CIC implemented using recursive algorithm is shown.

<table>
<thead>
<tr>
<th>Input</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sampling rate</td>
<td>(f_{os})</td>
</tr>
<tr>
<td>Word Length</td>
<td>(m)</td>
</tr>
<tr>
<td></td>
<td>(f_{os}/N)</td>
</tr>
<tr>
<td></td>
<td>(m + k \times \log_2 N)</td>
</tr>
</tbody>
</table>

Table 2.1: Sampling rate and word length for recursive algorithm

The main problem of this structure is the high power consumption and the speed limitation. A/D sigma-delta converters have become very popular, because they avoid the problems of the classical A/D, thanks to the help of the large digital decimation filters. The A/D sigma-delta converters usually have an output characterized by a small parallelism (1 bit or 2 bits), and a very high output sample rate. Taking into account recursive structures of the decimation CIC filter, it is possible to notice that the integrative section takes as input the samples coming from a sigma-delta A/D converter output. To maintain accuracy, the internal parallelism is \(m + k \times \log_2 N\), where \(m\) is the input parallelism, \(k\) is the filter order, and \(N\) is the decimation factor. Thus the integral section of the filter is the dominant part in terms of power consumption, because the computation requires additions between high parallelism data, performed to a very high sampling rate.
The new non-recursive algorithm provides an architecture like the one shown in Figure 2.9. At every stage, the frequency is lowered by a factor of 2. From the Table 2.2 it is clear that when the frequency is high the word length is low, reducing the problem of power consumption. Another comparison can be done by estimating the

\[ x[n] \rightarrow (1 - z^{-1})^k \rightarrow (1 - z^{-1})^k \rightarrow (1 - z^{-1})^k \rightarrow y[n] \]

Figure 2.9: General structure of a non-recursive CIC filter

power consumption, the highest working frequency and the estimated area, against the decimation factor, as shown in Figure 2.10

![Graph showing comparison between non-recursive and recursive algorithm](image)

Figure 2.10: Comparison between non-recursive and recursive algorithm, in terms of area, power consumption and frequency

<table>
<thead>
<tr>
<th></th>
<th>Input</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sampling rate</td>
<td>( f_{os}/2^{i-1} )</td>
<td>( f_{os}/2^i )</td>
</tr>
<tr>
<td>Word Length</td>
<td>( m + k \times (i - 1) )</td>
<td>( m + k \times i )</td>
</tr>
</tbody>
</table>

Table 2.2: Sampling rate and word length for non-recursive algorithm
In conclusion, the architectures implemented using non-recursive algorithm can be used for low-power and high-speed applications, while the architecture implemented with recursive algorithm are suitable for applications requiring small area devices.

2.4 State-of-the-art CIC filter

2.4.1 Bit-serial implementation (Recursive structure)

The architecture described in 2.1 is the typical implementation proposed by Hogenauer and it is characterized by a recursive architecture. As shown in Figure 2.4, the recursive implementation of a CIC filter requires a certain number of integrator stages and derivator stages. For recursive filter, bit-serial implementation is proposed in [9]. Bit-serial implementation exploits 1-bit input per clock cycle processing, having as immediate result the reduction in the allocated hardware resources (few processing element and smaller buses) and so the chip area is significantly reduced compared with the one of the bit-parallel implementation. For this architecture the same working frequency rules for the integral and derivative section are kept. It means that the integrative section works at a frequency equal to the input sample rate, the derivative section works at a frequency equal to the input sample rate divided by the decimation factor (taking into account a CIC decimation filter). By using the bit-serial implementation, three possible architecture are developed:

- CBS: conventional bit serial;
- BSAD: bit-serial with address decoder;
- BSOP: bit-serial with one-hot pointer.

The CIC filter proposed is a fifth-order filter with an integer change rate factor equal to 16. The block diagrams of the integral and derivative stages are shown in Figure 2.11. These stages are cascaded with a number according to the filter order. Notice that the shift register is a 25-bit shift register. The reason is that to maintain accuracy the intermediate word length is bigger than the input one and it is chosen using the following relation:

\[ m + K \ast \log_2(M) \]  

(2.12)
CIC filter design with HLS

where:

- $m$ is the input word length, which is 5 in this case;
- $K$ is the filter order, whose value is 5;
- $M$ is the integer change rate factor equal to 16.

This architecture is the CBS one. The other optimized implementations are derived from this one and they are the BSAD and BSOP architectures. The first one is proposed to avoid the problem of the large shift register, by substituting it with registers addressed with a 5-bit decoder. The structure of the array registers and the address decoder is shown in Figure 2.12.

The BSOP architecture avoids the decoder and inserts a one-hot pointer.
2.4.2 Implementation of a sharpened CIC filter

One disadvantage of the CIC filters frequency response is the lack of a flat pass-band. The typical implementations of the CIC filter structure proposed in [5] exhibit good stop-band attenuation, but also pass-band droop. By increasing the filter order the stop-band attenuation increases as reported in Figure 2.13, 2.14 and 2.18, but the pass-band droop increases, too. This behavior is shown in figures 2.16, 2.17 and 2.18.

Figure 2.13: Stop-band attenuation of a 6 order CIC filters

![Figure 2.13: Stop-band attenuation of a 6 order CIC filters](image)

Figure 2.14: Stop-band attenuation of a 8 order CIC filters

![Figure 2.14: Stop-band attenuation of a 8 order CIC filters](image)
The figures 2.13, 2.14, 2.15 and 2.16 refer to CIC filters with decimation factor equal to 8 and order of 6, 8 and 10 respectively.

Typically, it is necessary to improve the frequency response of a filter by increasing the stop-band rejection (loss) and by decreasing the pass-band distortion. This can be done by a compensation filter. Another way to improve the frequency response of a filter is to repeat the use of the filter itself. The most simple idea is to cascade two identical filter sections obtaining stop-band loss increased, but pass-band distortion increased, too. The process to combine the results of several passes through the same
filter is called *filter sharpening* [11]. This method is based on the *Amplitude Change Function* (ACF), which has the form

$$H_{in} = f(H_{out})$$  \hspace{1cm} (2.13)

where $f$ is a polynomial relationship between the amplitude of the prototype filter $H_{in}$ (the CIC filter in this case), and the transformed filter $H_{out}$, which is the resulting filter obtained by using the *filter sharpening* technique. The desired ACF curve passes for (0,0) and (1,1), and the improvements in pass-band ($H_{out} = 1$) and in stop-
Figure 2.19: The desired ACF curve that represents improvement in stop-band and in pass-band

band ($H_{in} = 0$) are given by the order of tangency of the curve to $H_{out}=1$ and $H_{out}=0$. The desired ACF curve is the one reported in Figure 2.19. The proposed filter which achieve these improvements has as transfer function:

$$H(z) = H(z)^2[3 - 2H(Z)]$$

(2.14)

The entire architecture is shown in Figure 2.20 and it consists of 3 copies of a single-stage CIC filter and two multipliers and a delay line to equalize the group delay through the two channels.

In Figure 2.21 the comparison between the frequency response of a CIC filter implemented with a standard architecture and the one of a sharpened CIC architecture is shown.

Table reports 2.3 the pass-band distortion according the decimation factor. The Figures 2.22 and 2.23 demonstrate the difference of the pass-band droop between a standard CIC filter implementation and a sharpened CIC filter implementation.

It is clear that the sharpened CIC filter has better performance compared to the
standard CIC filter. This kind of structure provides a solution for the problems of the necessity of a compensation filter downstream the CIC filter and continues to keep the advantage of the multiplierless architecture of the standard CIC filters. Moreover it can be used for very-high data throughput rates, for example for wide-band satellite communication systems.

This architecture is also useful for systems requiring *programmable* decimation factors. The compensation filter, which has to reduce the pass-band droop, must be programmable in these systems. That’s because the pass-band depends on the decimation factor as discussed in section 2.2. With the architecture proposed in [12]
Pass-band distortion after decimation vs decimation factor [12]

<table>
<thead>
<tr>
<th>Decimation Factor</th>
<th>Worst-case pass-band distortion (dB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>0.00748664</td>
</tr>
<tr>
<td>4</td>
<td>0.00469985</td>
</tr>
<tr>
<td>8</td>
<td>0.00308263</td>
</tr>
<tr>
<td>16</td>
<td>0.00958937</td>
</tr>
<tr>
<td>32</td>
<td>0.00604246</td>
</tr>
<tr>
<td>64</td>
<td>0.00488694</td>
</tr>
<tr>
<td>128</td>
<td>0.00472363</td>
</tr>
<tr>
<td>256</td>
<td>0.00438328</td>
</tr>
<tr>
<td>512</td>
<td>0.00419868</td>
</tr>
<tr>
<td>1024</td>
<td>0.00411545</td>
</tr>
<tr>
<td>2048</td>
<td>0.00407759</td>
</tr>
<tr>
<td>4096</td>
<td>0.00405978</td>
</tr>
<tr>
<td>8192</td>
<td>0.00405779</td>
</tr>
</tbody>
</table>

Figure 2.22: CIC filter pass-band droop trend according to the decimation factors and parametrized on the filter order [12]

it is possible to eliminate the necessity of a programmable compensation filters is to
modify the CIC architecture in order to obtain a sharpened response. This architecture reduces the pass-band droop, allowing a lower pass-band distortion and facilitate the design of a compensation filters because it can have constant coefficients, with little extra cost.

2.4.3 CIC filter architecture with optimal performance

The new architectural approach proposed in [14], is represented in Figure 2.24. The analysis in [14] focuses of the comb section of the CIC filter. The proposed architecture allows to reduce the number of subtractors using the accumulation mode to perform the sequential subtraction. The controller is connected to the multiplexer and generates the output enable, according to the filter parameters.

Table 2.4 shows the improvements of the implementation on FPGA of the optimized architecture compared with architecture of the filter produced by MATLAB HDL Coder.

Table 2.5 shows the improvements obtained for ASIC implementation. More in general this architecture improves the power and the area trends for both FPGA and ASIC implementation also varying the filter order. Figures 2.25, 2.26 and 2.27 show the trend of improvements comparing the ASIC implementation (blue) of the filter and
CIC filter design with HLS

Figure 2.24: CIC filter for decimation operation

Table 2.4: Improvements for FPGA implementation

<table>
<thead>
<tr>
<th>Decimation Factor</th>
<th>Average Improvements (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Area</td>
</tr>
<tr>
<td>8</td>
<td>8.4</td>
</tr>
<tr>
<td>16</td>
<td>15.1</td>
</tr>
<tr>
<td>32</td>
<td>11.5</td>
</tr>
<tr>
<td>63</td>
<td>8.3</td>
</tr>
<tr>
<td>Average</td>
<td>10.9</td>
</tr>
</tbody>
</table>

Table 2.5: Improvements for ASIC implementation

<table>
<thead>
<tr>
<th>Decimation Factor</th>
<th>Average Improvements (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Area</td>
</tr>
<tr>
<td>8</td>
<td>26.1</td>
</tr>
<tr>
<td>16</td>
<td>28.7</td>
</tr>
<tr>
<td>32</td>
<td>28.8</td>
</tr>
<tr>
<td>64</td>
<td>28.9</td>
</tr>
<tr>
<td>Average</td>
<td>28.1</td>
</tr>
</tbody>
</table>

the results obtained using the HDL code produced by MATLAB (orange).

Figures 2.28 and 2.29 show the difference between the FPGA implementation (blue)
Figure 2.25: Comparison of area between the optimized architecture and the one produced by the MATLAB HDL code for ASIC implementation [14]

Figure 2.26: Comparison of power between the optimized architecture and the one produced by the MATLAB HDL code for ASIC implementation [14]

Figure 2.27: Comparison of frequency between the optimized architecture and the one produced by the MATLAB HDL code for ASIC implementation [14]
and the results using the MATLAB function (orange).

Figure 2.28: Comparison of area between the optimized architecture and the one produced by the MATLAB HDL code for FPGA implementation [14]

Figure 2.29: Comparison of frequency between the optimized architecture and the one produced by the MATLAB HDL code for FPGA implementation [14]
3.1 Reference filter specification

The case study is provided by the company Silicon Mitus, and it is a CIC filter, added in an high-performance DAC designed to process digital stereo streaming. In particular the CIC filter in the DAC must perform the decimation of the input samples. Silicon Mitus provided the MATLAB behavioural description, the System Verilog description of the architecture and the System Verilog testbench of the reference filter implemented with the classical RTL design.

The reference CIC decimation filter has the following specifications:

- $f_{dsd}$ (direct digital interface frequency): possible choice between 2.8224MHz - 5.768 MHz - 11.2896 MHz - 22.5792MHz
- filter order: 6;
- downsampling rate (integer chenge rate factor): 8;
- Input parallelism: 1 bit;
- Internal parallelism: 19 bits;
- output parallelism: 19 bits.

The Direct Stream Digital interface (DSD) is based on Pulse-Density Modulation (PDM) encoding, and it aims to store/stream a delta-sigma modulated digital audio signal, without any coding. The input data rate can be:
• DSD64: 64 times CD audio sampling rate (64*44.1kHz = 2.8224MHz);
• DSD128: double-rate DSD (128*44.1kHz = 5.768MHz);
• DSD256 (256*44.1kHz = 11.2896);
• DSD512 (512*44.1kHz = 22.5792MHz).

The top level entity of the architecture is the one shown in Figure 3.1. The architecture consists of two independent channels, so it has two inputs ports and two outputs ports for data stream, and another port with a signal trgo (trigger out), which is asserted when the outputs are ready.

![Figure 3.1: Top level entity of the architecture provided by Silicon Mitus](image)

3.2 MATLAB code and algorithm by Silicon Mitus

The MATLAB code contains the discrete model of the CIC filter and the testbench environment for the bittrue verification. The algorithm is developed as depicted in Figure 3.2.

Digital waveform generation

The first step of the MATLAB code is to create the digital input. The function gen_dig_stim produces the signals that have to be processed, by specifying the frequency, the amplitude and the offset and the sine waves that have be generated. The
Figure 3.2: Structure of the MATLAB code for one single channel provided by Silicon Mitus

function performing this generation uses also the *dithering*, which is a sample voluntary added noise, in order to reduce the quantization error when samples are quantized.

**Pulse Density Modulation**

The subsequent step is to perform the Pulse Density Modulation (PDM) on the quantized samples coming from the function described below (*gen_pdm*). Indeed the Direct Stream Digital Interface is based on PDM. The PDM is a modulation to represent an analog signal in binary code. In PDM signals the amplitude is represented by the relative density of the pulses: a high density on 1’s implies the maximum value of the amplitude, while a high density of 0’s implies the sine curve reaches the minimum amplitude level. An example of Pulse Density modulated signal is shown in Figure 3.3.
CIC filter design with HLS

Figure 3.3: Pulse density modulation example

CIC filter algorithm

The implementation of the filter function is the next step. The `dws_cic_bittrue` function is the core of the code and describes the discrete model of the CIC filter. The function is divided into 3 steps: the computation of the output of the integral section, the decimation operation, and the computation of the output of the derivative section corresponding to the final filter output. The output of each sections are represented inside the bit dynamics and eventually wrapped around the upper or the lower value of the binary dynamic limit. The function performing the representation of the output values on 19 bits is `dws_dyn_wa`, which performs also a saturation of the outputs if needed.

Golden output generation

The `gen_cic_golden` function is the function encloses the described functions. Since the entire architecture consist of 2 channels, the function performs all of the steps previously described twice. In particular this function generates one input per channel, it performs the Pulse Density Modulation exploiting the `gen_pdm` function. In this way an array containing all the inputs is created by this function. The DC component of the digital input is eliminated using the following equation:

\[
input_{AC} = (input \times 2) - 1
\]
Finally the input array is passed to the CIC core function \textit{dws\_cic\_bittrue} and the output array is computed.

### 3.3 MATLAB code translated in C++

The entire code for the production of the golden output is translated in C++.

#### 3.3.1 The testing environment in C++

The testbench environment in C++ is structured in the same way of the one described in MATLAB. The digital input generation is the first step for the golden output creation, so for the C++ testbench environment. By using the class \texttt{vector}, the time vector and the input vector are created. Both are initialized as single element vectors, containing a 0. The following elements are inserted by using the method \textit{push\_back}, which exploits the dynamically allocated space in memory. This is necessary since the amount of input data that the filter have to process to produce the golden output is very high (\textit{N\_val} = 282244). For the same reason, all of the arrays are treated as vectors.

```cpp
vector<double> gen_dig_stim(double amp, double f, double offset, double fs, float tend, int nbit){
    //time vector declaration and initialization
    vector<double> t (1,0);
    //input vector declaration and initialization
    vector<double> vi;
    int da=0;
    //output vector declaration and initialization
    vector<double> vi_int;
    //time vector creation
    for(unsigned i=1; i<N_val; ++i){
        t.push_back(t[i-1]+1/fs);
    }
    //input vector creation
```
CIC filter design with HLS

The second step is to perform the PDM.

```c
vector<double> gen_pdm(double amp, double f, double offset, double fs, float tend, int nb, int adddith, string file_name) {

The PDM is created by computing some vectors as show is the code above.

    //vectors computation
    for(unsigned i=1; i<N_val; i++){
        //x1
        x1.push_back(b[0]*in[i]-c[0]*y[i-1]-g[0]*int2[i-1]);
        
        //u
        u.push_back(b[4]*in[i]+a[0]*int1[i]+a[1]*int2[i]+a[2]*int3[i]+a[3]*int4[i]);
        //y
        int z=0; //this value is 1 if u[w]>=0, 0 otherwise. It's a logic operation
        if (u[i]>=0){
            z=1;
        } else
            z=0;
        y.push_back(z*2-1);
        for(unsigned i=0; i<N_val; i++){
```
mod_dout.push_back((y[i]+1)/2.0);
}

return mod_dout;

The testbench environment consists also of a function representing the output results on 19 bits.

vector<double> dws_dyn_wa(vector<double> vi, int nbit)

By calling the function dws_cic_bittrue, the golden output are generated. The function parameters are initialized as follows:

vo_ch1_cic=dws_cic_bittrue(cic_dwsr, vi_cic_ch1, nbdi_cic, nbdo_cic, cic_ord, cic_diffdel, dec_ph);

- int cic_dwsr = 8;
- int sig_ch2_a = -8;
- int nbdi_cic = 1;
- int nbdo_cic = 19;
- int cic_ord = 8;
- int cic_diffdel = 2;
- int dec_ph = 2;

3.3.2 Filter algorithm and its implementation

The core of the MATLAB code is the dws_cic_bittrue function. The function described in C++ follows the same algorithms used by Silicon Mitus in the MATLAB code. The C++ code exploits the class std::vector which allows to create dynamic allocated arrays.

The function declaration is shown below.

vector<double> dws_cic_bittrue(int dwsr, vector<double> vi, int nbdi, int nbdo, int ord, int diffdel, int dec_ph)
- int dwsr: it is an int variable which perform decimation operation;
- vector<double> vi: it is the input vector;
- int ndbi: it is the input parallelism;
- int ndbo: it is the output parallelism;
- int ord: it is the CIC filter order;
- int diffdel: it is the differential delay;
- int dec.ph: it is the decimation phase;

In the following lines the C++ code implementing the computation done by the integral section is shown. The matrix vector<vector<double> > vint has to be computed.

```cpp
vector<vector<double> > vint;
vector<vector<double> >::iterator i_vint;
//integral loop repeated according to the CIC order
vint.push_back(vi);
for(unsigned i=1; i<=6; i++){
    vector<double> tmp;
    tmp.push_back(vint[i-1][0]);
    for(unsigned j=1; j<N_val; j++){
        tmp.push_back(vint[i-1][j]+tmp[j-1]);
    }
    tmp=dws_dyn_wa(tmp, num_dyn_bit, 0);
    vint.push_back(tmp);
}
```

In Figure 3.4 the graphical representation of the integral section algorithm is reported. When the whole matrix is computed the last row is extracted and passed as input to the following stage, which is the decimation stage.

The aim is to create the vector vdws inserting in it one element every eight elements of the last row of the matrix vint computed by the integral section. This operation is
Figure 3.4: Graphical representation of the integral section computation algorithm performed by the counter \( cnt \) which increments its value by a \( dwsr \) value (which is 8 in the case study) as reported in Figure 3.5. This means that the vector \( vdws \) contains a number of elements decreased by a 8 factor compared to the number of elements in \( vint[6] \).

Figure 3.5: Graphical representation of the decimation stage computation algorithm

```cpp
vector<double> vdws;
//discard downsampling
unsigned cnt=1;
for(unsigned i=1; i<N_val; i++){
    if(i==cnt){
        vdws.push_back(vint[6][i]);
    }
    cnt=cnt+8;
}
```
Finally, the output of the filter is computed by the derivative section. The aim is to compute the matrix $vdiff$ as done for the integral section following the algorithm in Figure 3.6 which reports the graphical representation of the derivative section computation algorithm. The derivative section code is shown below. Notice that the $6$-th row contains the final output of the filter. All the elements of the $vdiff[6]$ are rounded and placed in the output vector $vout$.

```
vector<vector<double> > vdiff;
vector<vector<double> >::iterator i_vdiff;
vector<double> vout; //output vector
vdiff.push_back(vdws);
unsigned len_vdws=vdws.size();
//differential loop repeated according to the CIC order
for(unsigned i=1; i<=6; i++){
    vector<double> tmp1;
    vector<double> tmp2;
```
tmp2.push_back(0.0);
for(unsigned j=0; j<len_vdws-1; j++){
    tmp2.push_back(vdiff[i-1][j]);
}
for(unsigned k=0; k<len_vdws; k++){
    tmp1.push_back(vdiff[i-1][k]-tmp2[k]);
}
tmp1=dws_dyn_wa(tmp1, num_dyn_bit, 0);
vdiff.push_back(tmp1);
}
for(unsigned i=0; i<len_vdws; i++){
    vout.push_back(floor(vdiff[6][i]*pow(2,(nbdo-num_dyn_bit))+0.5));
}
return vout;

3.4 C++ code to synthesize the CIC filter

Once the whole MATLAB code is translated in C++, the idea is to isolate the core function and to pass it in Catapult so that it can be synthesized and the RTL description of the architecture can produced.

The CIC function implemented as described is the previous section, produces the output with an algorithm which takes into account the number of samples at the input. In order to allow Catapult to work, the described function has to get rid of the dependence from the input.

The first step is to re-think about the algorithm.

Integrative section algorithm

In Figure 3.7 the basic principle of the new integrative section algorithm is reported. In this case only two arrays are used: outsum and integ. The number of elements in the array integ is 6, as the filter order value is, while the elements in the array outsum is 7, so the value of the CIC filter order plus one element which is the incoming input.
Figure 3.7: The basic principle of the integrative algorithm

Every time an input occurs the function is called and the *outsum* array computed in the previous function call is copied in the array *integ*. Then the array *outsum* is computed by using the array *integ*, where the values of *outsum* computed in the previous function call are stored.

**Derivative section algorithm**

For the *derivative section* the new algorithm is similar to the one of the integrative section, as reported in Figure 3.8. Also in this case the number of elements in the *outdiff* array is \( \text{order} + 1 \), so 7, while the elements in the *diff* array is \( \text{ord} \), so 6. That’s because the last elements of the array coming from the decimation stage is stored in the array *outdiff*.

The derivative section provides the final output of the filter, which is the last element of the array *outdiff*.  

The synthesizable code

In the following lines the implementation of a CIC filter is shown.

```c
double dws_cic_bittrue(double vi, int ord){
    static double integ[ord];
    static double outsum[ord+1];
    static unsigned in_cnt = 0;

    static double diff[ord];
    static double outdiff[ord+1];

    INTEGRAL_COPY_LOOP: for( int i=0; i<ord; i++){
        integ[i]=outsum[i+1];
    }
```
The code shown above implements one filter’s channel. For sake of simplicity the part of the code implementing the second channel in missing, because it is exactly identical to the one of the first channel. The entire code is shown in appendix A.1. The elements of the arrays \textit{outsum}, \textit{outdiff}, \textit{integ}, \textit{diff} are declared as ‘\texttt{double}’, as done in the previous C++ code in order to compare the output results with the golden output produced by the MATLAB code or by the C++ code. The arrays are also declared as ‘\texttt{static}’, because the data computed after each function call can be reused when a new input has to be processed. This is useful for the arrays \textit{integ} and \textit{diff}, because their previous content is directly involved in the sum and the subtraction operations in integrative and derivative sections. The arrays \textit{outsum} and \textit{outdiff} are also ‘\texttt{static}’ because in each function call their content from the previous computation is copied in \textit{integ} and \textit{diff} arrays.

For this code production, the parallelism of the input, intermediate and output data is not used to define the variables, so, in order to compare the results of this code with the once of the previous code it is necessary to use the function to represent the output
values into the binary dynamic \((dws\_dyw)\).

The code structure is composed by four for statements. Each section is described using two independent loops: the first one is dedicated to the Copy; the second one is referred to the operation that has to be performed. In the Copy Loops the storing in the arrays \(integ\) and \(diff\) of all the elements of the arrays \(outsum\) and \(outdiff\) is performed. The Integral Loop or the Derivative Loop allow the operations (sum for integration and subtraction for derivation).

A counter \((in\_cnt)\) is also instantiated as 'unsigned'. It has the function to discard samples processed by the integral section in order to send the only the useful samples to the derivative section. In particular it is necessary to send to the derivative section the second integrated sample and one integrated sample every eight computed by the integrative section. This discard operation is implemented using the if statement. When the condition is verified, the derivative section is enabled, so it can work, too.

Optimized synthesizable code

Since Catapult is able to use variables with data types that take into account the parallelism of the data, it is useful to use this declaration of variables exploiting the arbitrary-length bit-accurate integer and fixed-point datatypes. The \(ac\_int\) representation was used, and in particular the following data types are exploited all around the design:

- \(IN\_TYPE(ac\_int < 1, false >)\): the input of the CIC filter are 1-bit unsigned data;
- \(CNT\_TYPE(ac\_int < 3, false >)\): the counter performing decimation is a modulo 8 counter, so it is a 3bit unsigned number;
- \(AC\_TYPE_{s}(ac\_int < 2, true >)\): the filter requires to work with samples without the DC component. To perform this operation, the input datum equal to 0 has to be represent as -1, while the input datum equal to 1 remains 1. In order to represent correctly this values, a 2bit signed representation is required;
- \(OUT\_TYPE(ac\_int < 19, false >)\): all the value processed by every stage of the integrative and derivative sections and given as output are represent as 19bit unsigned numbers.
CIC filter design with HLS

```c
void dws_cic_bittrue(IN_TYPE vi_ch1, IN_TYPE vi_ch2,
                      OUT_TYPE &out_cic_ch1, OUT_TYPE &out_cic_ch2) {

    static OUT_TYPE integ_ch1[ord];
    static OUT_TYPE outsum_ch1[ord+1];
    static CNT_TYPE in_cnt_ch1 = 7;
    static OUT_TYPE diff_ch1[ord];
    static OUT_TYPE outdiff_ch1[ord+1];

    AC_TYPE_s vi_ac_ch1;
    vi_ac_ch1 = AC_TYPE_s(vi_ch1)*2 - 1;

    INTEGRAL_COPY_LOOP1: for (int i=0; i<ord; i++){
        integ_ch1[i]=outsum_ch1[i+1];
    }
    outsum_ch1[0] = OUT_TYPE(vi_ac_ch1);

    INTEGRAL_LOOP1: for (int i=0; i<ord; i++){
        outsum_ch1[i+1]=outsum_ch1[i]+integ_ch1[i];
    }

    if(in_cnt_ch1==0){
        DIFFERENTIAL_COPY_LOOP1: for(int i=ord-1; i>=0; i--){
            diff_ch1[i] = outdiff_ch1[i];
        }
        outdiff_ch1[0] = outsum_ch1[ord];
        DIFFERENTIAL_LOOP1: for (int i=0; i<ord; i++){
            outdiff_ch1[i+1]=outdiff_ch1[i]-diff_ch1[i];
        }
    }
    in_cnt_ch1++;
    out_cic_ch1 = outdiff_ch1[ord];
}
```

Notice the counter (\textit{in\_cnt\_ch1}) instantiated used to do the decimation operation as
described previously. In this case the initialization of the counter is at the value 7. The code written in this way allows Catapult to synthesize the architecture, because the C++ description algorithm is totally independent from the input.
CHAPTER 4

CIC filter development with Catapult

In this chapter, the design of the CIC filter using Catapult is described. From the C++ algorithm description, the RTL code is produced by Catapult and the results obtained using Catapult during the pre-synthesis phase, and the ones produced by Synopsys during the post-synthesis phase are described and compared. In particular the results in terms of area and power consumption are shown and the differences between the explored solutions are reported. The aim of the work is to demonstrate that by using HLS it is possible to obtain high quality implementations. This aim is obtained by comparing the architecture synthesized by using the HLS tool Catapult, with the one produced by Silicon Mitus which is implemented with the classical hand-written RTL design. Figure 4.1 reports a section of the simulation of the reference architecture, with both the channels. The output sample rate of the architecture is $f_{s,\text{out}} = 1/R \times f_{s,\text{in}}$.

Figure 4.1: ModelSim simulation of the reference architecture by Silicon Mitus
where R is the decimation factor, which is 8 in this case, and \( f_{s,in} \) is the input sample rate equal to 2.8224MHz. It means that the output is updated every 8 clock cycles as it is reported in Figure 4.1.

4.1 Correctness verification of the synthesized architecture

The first step is to evaluate if the architecture generated by Catapult provides the corrected output. In order to do this \textit{SCVerify} is enabled. In order to perform this step a testbench in C++ is written. \textit{SCVerify} uses \textit{ModelSim} to simulate the architecture and to check that no output errors occur. The synthesis in this step is done by \textit{Catapult}, without using any specific setting. Once \textit{Catapult} terminates the synthesis and produces the RLT description of the architecture, \textit{SCVerify} creates a \textit{SystemC} wrapper, which tests the architecture, and compare the results with the ones produced by the C++ testbench, as described in Chapter 1. In the following lines the testbench written in C++ is reported. The input are taken from a .txt file. For sake of simplicity only the management of the file containing the input of the first channel is shown, while the entire code is shown in Appendix A.2.

```c
CCS_MAIN(int argc, char **argv) // required for sc verify flow in
   // Catapult
{
    ifstream in_ch1 ("cic_in_ch1.txt", ios::in);
    vector<IN_TYPE> vi_cic_ch1;
    int in1; //in1=[0 o 1], in1_bin=[-1 o 1]
    OUT_TYPE in1_bin;
    OUT_TYPE vout_cic_ch1;
    vector<OUT_TYPE> cic_output_ch1;
    while(!in_ch1.eof()){
      in_ch1>>in1;
      in1_bin=IN_TYPE(in1);
      vi_cic_ch1.push_back(IN_TYPE(in1));
    }
}```
```cpp
in_ch1.close();

//the same is done for channel 2//

for (unsigned i=0; i<vi_cic_ch1.size(); i++){
    CCS_DESIGN(dws_cic_bittrue)(vi_cic_ch1[i], vi_cic_ch2[i],
                                vout_cic_ch1, vout_cic_ch2);
}
CCS_RETURN(0);
```

The input are stored in a vector containing elements, whose data type is `IN_TYPE`, so 1bit unsigned elements. Every time an input occurs the function is called. The produced output are stored in the vector of `OUT_TYPE` elements (19 bits signed).

As shown in the `ModelSim` message below, there are no errors, so no mismatches between the output produced by the architecture, and the one produced by the C++ testbench.

```plaintext
# Info : Execution of user-supplied C++ testbench 'main()' has completed with exit code = 0
#
# Info : Collecting data completed
# captured 284 values of vi_ch1
# captured 284 values of vi_ch2
# captured 284 values of out_cic_ch1
# captured 284 values of out_cic_ch2
# Info : scverify_top/user_tb : Simulation completed
#
# Checking results
# 'out_cic_ch1'
# capture count = 284
# comparison count = 284
# ignore count = 0
# error count = 0
# stuck in dut fifo = 0
# stuck in golden fifo = 0
# 'out_cic_ch2'
```
The Figure 4.2 shows the ModelSim simulation done using SCVerify. The signals `out_cic_ch1-ERR#` and `out_cic_ch2-ERR#` counts the output errors, which are 0 in this case, remarking the correct behavior of the architecture. The data `out_cic_ch1-GOLDEN` and `out_cic_ch2-GOLDEN` are the output data produced by the C++ testbench in appendix A.2, while the data `out_cic_ch1-DUT` and `out_cic_ch2-DUT` are produced by the SystemC wrapper testbench produced by SCVerify.

Figure 4.2: ModelSim simulation shows the correct behaviour of the architecture produced by Catapult

### 4.2 Different architectures of the CIC filter and Catapult results

Once the correctness of the architecture is verified, it is possible to proceed to explore different architectural solutions to evaluate what is the best in terms of area power and timing. This process is done by exploiting the Catapult synthesis first, and then
generating the gate-level code with Synopsys Design Compiler, starting from the Verilog RTL code produced by Catapult.

Starting from the code described in appendix A.1 the Catapult synthesis is performed by using as clock frequency 2.8224MHz and 45nm target technology.

The Table 4.1 shows the timing results from Catapult synthesis. Note that the different simulations are produced without changing the C++ code, but by simply changing the simulation parameters described in Chapter1. The code is synthesized to create folded architecture (F), first. Then different unfolding grade (U) and initiation intervals (P) are applied.

<table>
<thead>
<tr>
<th>Architecture solutions</th>
<th>Latency cycles</th>
<th>Throughput cycles</th>
<th>Slack(ns)</th>
</tr>
</thead>
<tbody>
<tr>
<td>F</td>
<td>40</td>
<td>41</td>
<td>352.3</td>
</tr>
<tr>
<td>P=1 F</td>
<td>36</td>
<td>36</td>
<td>353.28</td>
</tr>
<tr>
<td>P=1 U=2</td>
<td>18</td>
<td>18</td>
<td>352.74</td>
</tr>
<tr>
<td>P=1 U=3</td>
<td>12</td>
<td>12</td>
<td>352.09</td>
</tr>
<tr>
<td>P=1 U=4</td>
<td>16</td>
<td>16</td>
<td>351.56</td>
</tr>
<tr>
<td>P=1 U=5</td>
<td>16</td>
<td>16</td>
<td>350.8</td>
</tr>
<tr>
<td>P=1 U=6</td>
<td>1</td>
<td>1</td>
<td>337.42</td>
</tr>
</tbody>
</table>

Table 4.1: Catapult results in terms of latency an throughput cycles and slack time

The architecture full-unrolled (U=6) and with an initiation interval 1 (P=1) is the one more interesting because it reflects the timing behavior of the reference architecture. The Figure 4.3 explain the reason why Catapult evaluation of the throughput is 1. Every output is written of the bus 8 times. The signal out\_cic\_ch1 – TRANS# and out\_cic\_ch2 – TRANS# counts the number of transition on the output buses, so the number of transactions on the bus is 8, per every output. This means that this behavior is similar to the one of the reference architecture provided by Silicon Mitus, shown in Figure 4.1.

The Table 4.2 shows what are the allocated resources in the different architectural solution. Notice that folded architecture has the highest area. That’s because the operation of the INTEGRAL\_COPY\_LOOP and the DERIVATIVE\_COPY\_LOOP are implemented
8 output transitions

Figure 4.3: Simulation by SCVerify

with 102 multiplexers with 19 bits of input parallelism, which impact the total area of the folded structure dramatically. The use of a very large number of multiplexers require a large amount of instantiated registers.

The Figure 4.4 reports how much multiplexers, registers, functional units and logic affect the area of the different architectural solutions. Notice the absence of multiplexers and a few number of registers instantiated in the full-unrolled architecture. This architecture allows resource sharing and so its total area is the lowest possible.

As expected the solutions with higher unfolding grade have larger area, except for the full-unrolling architecture, for the reason discussed before.

The Table 4.3 reports the results obtained using Synopsys Design Compiler. Note that also with the synthesis done by the actual logic synthesizer, the full-unrolling architecture keeps the primacy in terms of area, and it is also the solution with the lowest power consumption. For this reason, the full-unrolled architecture is developed with the aim of obtaining an architecture whose performance are as close as possible to the reference one designed by Silicon Mitus

4.3 Final architecture and optimizations

In order to better understand if an architecture designed using HLS can have performance which are comparable with the ones obtained using the classical RTL design, it is necessary to design an architecture which could replace the reference one, which means to use for the synthesized architecture to use the same interface signals of the
Table 4.2: The table shows the resources allocated by Catapult for the different architectural solutions

<table>
<thead>
<tr>
<th>Architectural solutions</th>
<th>Number</th>
<th>Parallelism</th>
<th>Number</th>
<th>Parallelism</th>
<th>Number</th>
<th>Parallelism</th>
<th>Total area µm^2</th>
</tr>
</thead>
<tbody>
<tr>
<td>F</td>
<td>1</td>
<td>4bit</td>
<td>3</td>
<td>3bit</td>
<td>11</td>
<td>3bit</td>
<td>21946.45</td>
</tr>
<tr>
<td></td>
<td>4</td>
<td>3bit</td>
<td>102</td>
<td>19bit</td>
<td>121</td>
<td>19bit</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>19bit</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P=1 F</td>
<td>2</td>
<td>4bit</td>
<td>12</td>
<td>19bit</td>
<td>12</td>
<td>3bit</td>
<td>8594.17</td>
</tr>
<tr>
<td></td>
<td>14</td>
<td>3bit</td>
<td>6</td>
<td>1bit</td>
<td>1</td>
<td>2bit</td>
<td></td>
</tr>
<tr>
<td></td>
<td>4</td>
<td>19bit</td>
<td>10</td>
<td>3bit</td>
<td>40</td>
<td>19bit</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>11</td>
<td>1bit</td>
<td></td>
</tr>
<tr>
<td>P=1 U=2</td>
<td>2</td>
<td>3bit</td>
<td>10</td>
<td>2bit</td>
<td>4</td>
<td>3bit</td>
<td>8570.85</td>
</tr>
<tr>
<td></td>
<td>8</td>
<td>2bit</td>
<td>18</td>
<td>19bit</td>
<td>9</td>
<td>2bit</td>
<td></td>
</tr>
<tr>
<td></td>
<td>8</td>
<td>19bit</td>
<td>6</td>
<td>1bit</td>
<td>40</td>
<td>19bit</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>11</td>
<td>1bit</td>
<td></td>
</tr>
<tr>
<td>P=1 U=3</td>
<td>16</td>
<td>3bit</td>
<td>22</td>
<td>19bit</td>
<td>4</td>
<td>3bit</td>
<td>9603.20</td>
</tr>
<tr>
<td></td>
<td>6</td>
<td>2bit</td>
<td>16</td>
<td>1bit</td>
<td>1</td>
<td>2bit</td>
<td></td>
</tr>
<tr>
<td></td>
<td>12</td>
<td>19bit</td>
<td>4</td>
<td>3bit</td>
<td>40</td>
<td>19bit</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>23</td>
<td>1bit</td>
<td></td>
</tr>
<tr>
<td>P=1 U=4</td>
<td>2</td>
<td>3bit</td>
<td>14</td>
<td>19bit</td>
<td>4</td>
<td>3bit</td>
<td>10386.4</td>
</tr>
<tr>
<td></td>
<td>16</td>
<td>19bit</td>
<td>10</td>
<td>1bit</td>
<td>1</td>
<td>2bit</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>52</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>19</td>
</tr>
<tr>
<td>P=1 U=5</td>
<td>2</td>
<td>4bit</td>
<td>18</td>
<td>19bit</td>
<td>4</td>
<td>3bit</td>
<td>11884.62</td>
</tr>
<tr>
<td></td>
<td>8</td>
<td>3bit</td>
<td>19</td>
<td>1bit</td>
<td>1</td>
<td>2bit</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>2bit</td>
<td></td>
<td></td>
<td>52</td>
<td>19bit</td>
<td></td>
</tr>
<tr>
<td></td>
<td>20</td>
<td>19bit</td>
<td></td>
<td></td>
<td>27</td>
<td>1bit</td>
<td></td>
</tr>
<tr>
<td>P=1 U=6</td>
<td>2</td>
<td>3bit</td>
<td>0</td>
<td>-</td>
<td>2</td>
<td>3bit</td>
<td>5163.6</td>
</tr>
<tr>
<td></td>
<td>24</td>
<td>19bit</td>
<td>0</td>
<td>-</td>
<td>24</td>
<td>19bit</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>2</td>
<td>19bit</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>3</td>
<td>1bit</td>
<td></td>
</tr>
</tbody>
</table>

reference ones. The architecture produced by *Silicon Mitus* is the one reported in Figure 4.5.

The interface signals are:

- *rstb*: it is the asynchronous reset of the architecture, which creates the internal synchronous reset;
Figure 4.4: How multiplexers, registers, functional units and logic affect the area of the different architectures

<table>
<thead>
<tr>
<th>Unfolding grade</th>
<th>Area($\mu m^2$)</th>
<th>Power($\mu W$) Dynamic / Leakage</th>
<th>Time($ns$) Slack / Arrival time</th>
</tr>
</thead>
<tbody>
<tr>
<td>F</td>
<td>17007.50</td>
<td>47.88 / 388.51</td>
<td>351.05 / 3.13</td>
</tr>
<tr>
<td>P=1 F</td>
<td>6563.81</td>
<td>16.20 / 136.85</td>
<td>351.58 / 2.60</td>
</tr>
<tr>
<td>P=1 U=2</td>
<td>6517.26</td>
<td>16.15 / 142.46</td>
<td>351.47 / 2.71</td>
</tr>
<tr>
<td>P=1 U=3</td>
<td>6738.31</td>
<td>16.27 / 145.34</td>
<td>351.35 / 2.83</td>
</tr>
<tr>
<td>P=1 U=4</td>
<td>8154.22</td>
<td>20.24 / 174.02</td>
<td>351.6 / 2.58</td>
</tr>
<tr>
<td>P=1 U=5</td>
<td>8843.96</td>
<td>20.64 / 186.78</td>
<td>351.26 / 2.92</td>
</tr>
<tr>
<td>P=1 U=6</td>
<td>5163.59</td>
<td>12.52 / 94.77</td>
<td>350.21 / 3.97</td>
</tr>
</tbody>
</table>

Table 4.3: Synopsys results

- $data_{ch1}$ and $data_{ch2}$: they are the 1bit input data of the two filters;
- $ckg\_en$: it is the clock enable to perform the clock gating;
- **clk**: it is the clock. Its frequency is 2.8224MHz;

- **cic\_data\_ch1** and **cic\_data\_ch2**: are the 19bit filters output data;

- **trgo**: it is the signal indicating when the output is ready.

In this case the architecture design with HLS has to include a clock enable and an asynchronous reset. Moreover, the reference architecture, by *Silicon Mitus*, produces internally a synchronous reset starting from the asynchronous reset (*rstb*) and the clock enable (*ckg\_en*). The synchronous reset has the aim to reset all the internal registers of both the filters. For the architecture produced with the HLS methodology, enable, clock and reset signals can be added to the architecture without changing the code.

The clock, enable and reset signals are set as follows:

- **clk**: the clock frequency is 2.8224MHz and the data sampling is performed on its rising edge;

- **rst**: the synchronous reset is high-active;

- **arst\_n**: the asynchronous reset is low-active;

- **en**: the clock enable is high-active.

The full-unrolled architecture is developed and the *Catapult* results are:
Figure 4.6: Internal structure of the reference architecture by Silicon Mitus

Figure 4.7: Clock setting

- Slack cycle: 1;
- Throughput cycle: 1;
- Area: 6204.05 $\mu$m$^2$;
- Slack time: 337.39 ns.
Catapult uses triosy_Lz signals for each C++ variable to indicate the I/O completion of the associated signals. In order to avoid these signals at the architecture interface it is possible to use the interface using \texttt{ac\_channel} interface. This latter solves the problem to build a streaming interface to guarantee that the data communication is correct, so that data are read and written in the same order they are processed. So, the \texttt{ac\_channel} interface constructs a FIFO discipline to ensure the correctness of the communication between different blocks.

The C++ code is slightly modified to allow the synthesis using \texttt{ac\_channel} interface.

```cpp
1 #include <ac_fixed>
2 #include <ac_channel>
3 const unsigned ord = 6;
4 typedef ac_int<1,false> IN_TYPE;
5 typedef ac_int<2,true> AC_TYPE_s;
6 typedef ac_int<19, true> OUT_TYPE;
7 typedef ac_int<1, false> BIT_TYPE;
8
9 void dws_cic_bittrue(ac_channel<IN_TYPE> &, ac_channel<IN_TYPE> &,
10     ac_channel<IN_TYPE> &, ac_channel<OUT_TYPE> &, ac_channel<OUT_TYPE> &,
11     BIT_TYPE &ready_out);
```

Once the directive to synthesize a full-unrolled architecture are set, the Catapult results are:
• Slack cycle: 1;
• Throughput cycle: 1;
• Area: $6767.38 \, \mu m^2$;
• Slack time: $337.25$ ns.

This architecture is larger than the one implemented without *ac_channel* interface. For this reason the solution without *ac_channel* interface is preferred.

### 4.3.1 Architecture functioning

The top view of this architecture synthesized by *Catapult* is the one represented in Figure 4.9.

![Figure 4.9: Top view designed by Catapult](image)

The *triosy_lz* signals enlarge the total area and make the architecture interface (Figure 4.9) different from the one of the reference architecture (Figure 4.5). So the solution is to eliminate them by hand in the Verilog code produced by *Catapult*, with a very small effort. The resulting architecture is the one reported in Figure 4.10.

Table 4.4 reports that the results evaluated with *Catapult* and *Synopsys* are slightly different but with the same behaviour, as shown in Figure 4.11.
Notice that the Table 4.4 reports two full-unrolling solutions. By using the architecture full-unrolled and with an initiation interval equal to 2 the area is lower compared to the full-unrolled architecture with initiation interval 1.

The solution with P=2 can take as input the signals with a sample rate 2.8224MHz,
but it has to use as internal frequency for the processing task 5.768MHz. In the DAC
design by Silicon Mitus, it is not possible to use two clock regimes, so this solution is
not further developed.

Tables 4.5 and 4.6 shows the difference in percentage between the Catapult architec-
ture and the reference architecture by Silicon Mitus. The architecture selected for the

<table>
<thead>
<tr>
<th>Unfolding grade</th>
<th>Area by Synopsys($\mu m^2$)</th>
<th>Area by Catapult($\mu m^2$)</th>
<th>Power Dynamic/Leakage ($\mu W$)</th>
<th>Time Slack/Arrival time by Synopsys (ns)</th>
<th>Time Slack/Arrival time by Catapult (ns)</th>
</tr>
</thead>
<tbody>
<tr>
<td>F</td>
<td>19191,9</td>
<td>24229,05</td>
<td>50,17/349,45</td>
<td>351,05/3,13</td>
<td>352,29</td>
</tr>
<tr>
<td>P=2 F</td>
<td>7080,0</td>
<td>9425,25</td>
<td>17,28/144,96</td>
<td>351,58/2,60</td>
<td>353,26</td>
</tr>
<tr>
<td>P=2 U=2</td>
<td>6841,8</td>
<td>9379,13</td>
<td>17,28/140,91</td>
<td>351,47/2,71</td>
<td>352,72</td>
</tr>
<tr>
<td>P=2 U=3</td>
<td>7098,5</td>
<td>10386,35</td>
<td>17,25/143,77</td>
<td>351,35/2,83</td>
<td>352,08</td>
</tr>
<tr>
<td>P=2 U=4</td>
<td>8749,8</td>
<td>11328,44</td>
<td>21,72/166,61</td>
<td>351,6/2,58</td>
<td>351,54</td>
</tr>
<tr>
<td>P=2 U=5</td>
<td>9165,0</td>
<td>12831,87</td>
<td>21,97/154,95</td>
<td>351,26/2,92</td>
<td>350,78</td>
</tr>
<tr>
<td>P=2 U=6</td>
<td>5025,3</td>
<td>6070,72</td>
<td>13,64/93,32</td>
<td>350,21/3,97</td>
<td>337,25</td>
</tr>
<tr>
<td>P=1 U=6</td>
<td>5402,9</td>
<td>6204,05</td>
<td>12,96/88,53</td>
<td>350,34/3,85</td>
<td>337,39</td>
</tr>
</tbody>
</table>

Table 4.4: Catapult and Synopsys results of the final architecture

comparison with the reference architecture provided by Silicon Mitus, is the full un-
rolled one, with initiation interval 1 (P=1 U=6). By using Synopsys Design Compiler
the logic synthesis is performed. The synthesis results differences between the Silicon
Mitus architecture and the Catapult architecture are performed by using the Compile
and the Compile ultra directives, and are reported in Table 4.5.

Notice that the with the architecture synthesized with the Compile ultra directive the
area and the power consumption of the architecture implemented with Catapult are
lower that the one of the architecture implemented by using the classical RTL design
methodology. In Table 4.6 the difference of the results of the logic synthesis between
the two architecture are highlighted.

In this way the aim to demonstrate the good quality production of a HLS synthesis
is achieved.
<table>
<thead>
<tr>
<th></th>
<th>Catapult</th>
<th>Silicon Mitus</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Compile</td>
<td>Compile Ultra</td>
</tr>
<tr>
<td>Area ($\mu m^2$)</td>
<td>6002.02</td>
<td>5402.99</td>
</tr>
<tr>
<td>Power Dyn/Stat ($\mu W$)</td>
<td>14.07 / 101.93</td>
<td>12.96 / 88.53</td>
</tr>
<tr>
<td>Time Slack/Arrival ($ns$)</td>
<td>350.20 / 3.99</td>
<td>350.34 / 3.85</td>
</tr>
</tbody>
</table>

Table 4.5: Catapult final architecture evaluated with Synopys

<table>
<thead>
<tr>
<th></th>
<th>Catapult</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Compile</td>
</tr>
<tr>
<td>Area</td>
<td>+0.14%</td>
</tr>
<tr>
<td>Power Dyn/Stat</td>
<td>+0.88%</td>
</tr>
<tr>
<td>Time Slack/Arrival ($ns$)</td>
<td>+1.37</td>
</tr>
</tbody>
</table>

Table 4.6: Catapult final architecture comparisons with Silicon Mitus architecture
CHAPTER 5

Conclusion

The thesis work aims to evaluate the quality of the architecture implemented by using the HLS design methodology. The area, timing and power estimation difference between the hand-written RTL reference design and the one developed with HLS is summarized below.

<table>
<thead>
<tr>
<th>Catapult</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Area</td>
<td>-2.9%</td>
</tr>
<tr>
<td>Power Dyn/Stat</td>
<td>-4.38%</td>
</tr>
<tr>
<td>Time Slack/Arrival (ns)</td>
<td>+1.24</td>
</tr>
</tbody>
</table>

The performance results in this case study are even better than the one obtained with the hand-written RTL design. This means that from the current generation of HLS, it is possible to consider it as a valid design methodology, with results very close to the ones of the well-optimized classical RTL design.

The great advantage of design implemented with HLS is the very low time consuming to implement different architectural solutions, since it is simply necessary to properly set the constraints in the HLS tool, without changing the HLL description algorithm. In this way, a very high effort can be dedicated to the algorithm optimization, instead of writing HDL code.

Another important aspect of HLS is the highly reduced effort for verification flow. The fast development of the test is another way to improve productivity.

In conclusion, the HLS can represent a very efficient mean for digital architectures.
design, which can lead to high quality results, with a small effort from the designer, who can avoid the redundant work of writing HDL code by hand.
A.1 Synthesizable code

```c
void dws_cic_bittrue(IN_TYPE vi_ch1, IN_TYPE vi_ch2,
        OUT_TYPE &out_cic_ch1, OUT_TYPE &out_cic_ch2){

    static OUT_TYPE integ_ch1[ord];
    static OUT_TYPE outsum_ch1[ord+1];
    static CNT_TYPE in_cnt_ch1 = 7;
    static OUT_TYPE diff_ch1[ord];
    static OUT_TYPE outdiff_ch1[ord+1];
    AC_TYPE_s vi_ac_ch1;
    vi_ac_ch1 = AC_TYPE_s(vi_ch1)*2 - 1;

    static OUT_TYPE integ_ch2[ord];
    static OUT_TYPE outsum_ch2[ord+1];
    static CNT_TYPE in_cnt_ch2 = 7;
    static OUT_TYPE diff_ch2[ord];
    static OUT_TYPE outdiff_ch2[ord+1];
    AC_TYPE_s vi_ac_ch2;
    vi_ac_ch2 = AC_TYPE_s(vi_ch2)*2 - 1;

    INTEGRAL_COPY_LOOP1: for( int i=0; i<ord; i++){
        integ_ch1[i]=outsum_ch1[i+1];
```
outsum_ch1[0] = OUT_TYPE(vi_ac_ch1);

INTEGRAL_LOOP1: for (int i=0; i<ord; i++){
    outsum_ch1[i+1]=outsum_ch1[i]+integ_ch1[i];
}

if(in_cnt_ch1==0){
    DIFFERENTIAL_COPY_LOOP1: for(int i=ord-1; i>=0; i--){
        diff_ch1[i] = outdiff_ch1[i];
    }
    outdiff_ch1[0] = outsum_ch1[ord];
    DIFFERENTIAL_LOOP1: for (int i=0; i<ord; i++){
        outdiff_ch1[i+1]=outdiff_ch1[i]-diff_ch1[i];
    }
}
in_cnt_ch1++;
out_cic_ch1 = outdiff_ch1[ord];

INTEGRAL_COPY_LOOP1: for( int i=0; i<ord; i++){
    integ_ch2[i]=outsum_ch2[i+1];
}
outsum_ch2[0] = OUT_TYPE(vi_ac_ch2);

INTEGRAL_LOOP2: for (int i=0; i<ord; i++){
    outsum_ch2[i+1]=outsum_ch2[i]+integ_ch2[i];
}
if(in_cnt_ch2==0){
    DIFFERENTIAL_COPY_LOOP2: for(int i=ord-1; i>=0; i--){
        diff_ch2[i] = outdiff_ch2[i];
    }
    outdiff_ch2[0] = outsum_ch2[ord];
    DIFFERENTIAL_LOOP2: for (int i=0; i<ord; i++){
        outdiff_ch2[i+1]=outdiff_ch2[i]-diff_ch2[i];
    }
}
in_cnt_ch2++;
A.2 C++ Testbench

```cpp
#include "cic_synt.h"
#include <mc_scverify.h>
using namespace std;

CCS_MAIN(int argc, char **argv) // required for sc verify flow in Catapult
{
    ifstream in_ch1 ("cic_in_ch1.txt", ios::in);
    if(!in_ch1.is_open()){
        cout<<"Opening error of the input file on the channel1"<<endl;
        return -1;
    }
    vector<IN_TYPE> vi_cic_ch1;
    int in1; //in1=[0 o 1], in1_bin=[-1 o 1]
    OUT_TYPE in1_bin;
    OUT_TYPE vout_cic_ch1;
    vector<OUT_TYPE> cic_output_ch1;
    while (!in_ch1.eof()){
        in_ch1>>in1;
        vi_cic_ch1.push_back(IN_TYPE(in1));
    }
    in_ch1.close();
    ifstream in_ch2 ("cic_in_ch2.txt", ios::in);
    if(!in_ch2.is_open()){
        cout<<"Opening error of the input file of the channel2"<<endl;
        return -1;
    }
    vector<IN_TYPE> vi_cic_ch2;
```

```cpp
out_cic_ch2 = outdiff_ch2[ord];
```
int in2; // in1=[0 o 1], in1_bin=[-1 o 1]
OUT_TYPE in2_bin;
OUT_TYPE vout_cic_ch2;
vector<OUT_TYPE> cic_output_ch2;
while(!in_ch2.eof()){
    in_ch2>>in2;
    vi_cic_ch2.push_back(IN_TYPE(in2));
}
in_ch2.close();

ofstream out_ch1 ("cic_filter_out_ch1.txt");
ofstream out_ch2 ("cic_filter_out_ch2.txt");
for (unsigned i=0; i<vi_cic_ch1.size(); i++){
    CCS_DESIGN(dws_cic_bittrue)(vi_cic_ch1[i], vi_cic_ch2[i],
        vout_cic_ch1, vout_cic_ch2);
    if (i==1 || (i-1)%8==0){
        out_ch1<<vout_cic_ch1<<endl;
        out_ch2<<vout_cic_ch2<<endl;
    }
}
out_ch1.close();
out_ch2.close();
CCS_RETURN(0);
Bibliography


[3] Mojtaba Mahdavi, "High Level Synthesis with Catapult", DSP Design Course, EIT Department, Lund University, Sweden


71
[10] ALTERA, "Understanding CIC Compensation Filters", Application Note 455, April 2007, ver. 1.0 [21][22]


