polito.it
Politecnico di Torino (logo)

Asynchronous State Machine : State of the Art, General Solution for Testing and Automation of Testing Environment Creation

Davide Guarini

Asynchronous State Machine : State of the Art, General Solution for Testing and Automation of Testing Environment Creation.

Rel. Maurizio Martina. Politecnico di Torino, Corso di laurea magistrale in Ingegneria Elettronica (Electronic Engineering), 2023

[img] PDF (Tesi_di_laurea) - Tesi
Accesso riservato a: Solo utenti staff fino al 27 Ottobre 2026 (data di embargo).
Licenza: Creative Commons Attribution Non-commercial No Derivatives.

Download (1MB)
Abstract:

In recent years, the relentless drive for enhanced power efficiency has propelled the aggressive miniaturization of electronic devices. A fundamental cornerstone in any electronic system is power conversion. This thesis delves into the heart of power conversion, focusing on the buck-boost converter—a device theoretically capable of achieving maximum efficiency. While buck-boost converters have revolutionized power efficiency, their performance hinges critically on their control logic. Designing this control logic is far from trivial. This thesis explores a solution rooted in industry practice: the adoption of asynchronous state machines. Asynchronous state machines offer unparalleled advantages, but their implementation introduces complexity. Recognizing this, we develop a specialized testing environment using the Universal Verification Methodology (UVM). Given the asynchronous nature of the control logic, customization of the UVM environment becomes imperative, presenting significant challenges. A substantial segment of this thesis is dedicated to automating the testing environment creation process. This automation integrates Python scripts, JSON configuration files, and an intuitive GUI, streamlining the setup. In conclusion, this work aims to contributes to the advancement of power-efficient electronic devices by emphasizing the critical role of control logic in buck-boost converters. Moreover, it underscores the importance of tailored UVM testing environments, particularly in asynchronous designs. Automation of testing environment creation marks a significant leap forward in ensuring the reliability of these intricate control systems, facilitating the evolution of miniaturized, power-efficient electronic devices.

Relatori: Maurizio Martina
Anno accademico: 2023/24
Tipo di pubblicazione: Elettronica
Numero di pagine: 75
Soggetti:
Corso di laurea: Corso di laurea magistrale in Ingegneria Elettronica (Electronic Engineering)
Classe di laurea: Nuovo ordinamento > Laurea magistrale > LM-29 - INGEGNERIA ELETTRONICA
Aziende collaboratrici: Allegro Microsystem
URI: http://webthesis.biblio.polito.it/id/eprint/28564
Modifica (riservato agli operatori) Modifica (riservato agli operatori)