ITEN
WebThesis Logo Politecnico di Torino

Architectural exploration and efficient FPGA implementation of convolutional neural networks

Rachele Setto

Architectural exploration and efficient FPGA implementation of convolutional neural networks.

Rel. Luciano Lavagno. Politecnico di Torino, Corso di laurea magistrale in Ingegneria Elettronica (Electronic Engineering), 2021